HS-2510RH
Data Sheet
August 1999
File Number
3592.2
Radiation Hardened High Slew Rate
Operational Amplifier
The HS-2510RH is a radiation hardened high performance
operational amplifier which set the standard for maximum
slew rate and wide bandwidth operation in moderately
powered, internally compensated, monolithic devices. In
addition to excellent dynamic characteristics, this
dielectrically isolated amplifier also offers low offset current
and high input impedance.
The
±50V/ms
minimum slew rate and fast settling time of the
HS-2510RH are ideally suited for high speed D/A, A/D, and
pulse amplification designs. The HS-2510RH superior
bandwidth and 750kHz minimum full power bandwidth are
extremely useful in RF and video applications. To insure
compliance with slew rate and transient response
specifications, all devices are 100% tested for AC
performance characteristics over full temperature limits. To
improve signal conditioning accuracy, the HS-2510RH
provides a maximum offset current of 25nA and a minimum
input impedance of 50MΩ, both at 25
o
C, as well as offset
voltage trim capability.
Specifications for Rad Hard QML devices are controlled
by the Defense Supply Center in Columbus (DSCC). The
SMD numbers listed here must be used when ordering.
Detailed Electrical Specifications for these devices are
contained in SMD 5962-95686. A “hot-link” is provided
on our homepage for downloading.
www.intersil.com/spacedefense/space.asp
Features
• Electrically Screened to SMD # 5962-95686
• QML Qualified per MIL-PRF-38535 Requirements
• High Slew Rate. . . . . . . . . . . . 50V/µs (Min), 65V/µs (Typ)
• Wide Power Bandwidth . . . . . . . . . . . . . . . . 750kHz (Min)
• Low Offset Current . . . . . . . . . . . . 25nA (Min), 10nA (Typ)
• High Input Impedance . . . . . . . 50MΩ (Min), 100MΩ (Typ)
• Wide Small Signal Bandwidth . . . . . . . . . . . .12MHz (Typ)
• Fast Settling Time (0.1% of 10V Step) . . . . . . 250ns (Typ)
• Low Quiescent Supply Current. . . . . . . . . . . . . 6mA (Max)
• Internally Compensated For Unity Gain Stability
• Total Gamma Dose. . . . . . . . . . . . . . . . . . . . . 10kRAD(Si)
Applications
• Data Acquisition Systems
• RF Amplifiers
• Video Amplifiers
• Signal Generators
• Pulse Amplification
Ordering Information
ORDERING NUMBER
5962D9568601VPA
5962D9568601VPC
5962D9568601VXC
INTERNAL
MKT. NUMBER
HS7-2510RH-Q
HS7B-2510RH-Q
HS9-2510RH-Q
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
-55 to 125
Pinouts
HS-2510RH GDIP1-T8 (CERDIP)
OR
HS-2510RH CDIP2-T8 (SBDIP)
TOP VIEW
HS-2510RH
CDFP3-F14 (FLATPACK)
TOP VIEW
NC 1
BAL
IN-
IN+
V-
1
2
3
4
8
COMP
V+
OUT
BAL
COMP 2
BAL 3
IN- 4
IN+ 5
NC 6
NC 7
14 NC
13 V+
12 OUT
+
-
7
6
5
+
-
11 BAL
10 V-
9 NC
8 NC
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
www.intersil.com or 407-727-9207 | Copyright © Intersil Corporation 1999
HS-2510RH
Test Circuit
ACOUT
V1
0.1
100K
1 OPEN
2 S3A
S1
OPEN 2
S2
1
1
1
2
S5A
1
S7
3
BAL
ADJ
OPEN
1
2
2
S5B 1
S8
OPEN
2
1
2
S9
2
V2
10K
BUFFER
500K
OPEN
3
1
+
2K
50pF
(NOTE 1)
FOR LOOP STABILITY,
USE MIN VALUE CAPACITOR
TO PREVENT OSCILLATION
50K
-1
+
+VCC
-1/10
-
DUT
+
-
-
1 S6
OPEN 2
100K 2 S3B
100
1
OPEN
100
2K
VAC
0.1
1K
1
-VEE
x2
5K
2
S4
50K
1
ALL RESISTORS =
±1%
(Ω)
ALL CAPACITORS =
±10%
(µF)
EOUT
NOTE:
1. Includes stray capacitances.
FIGURE 1. SIMPLIFIED TEST CIRCUIT
Test Circuit and Waveforms
+15V
INPUT
+
1K
OUTPUT
-
2K
50pF
-15V
FIGURE 2. SIMPLIFIED TEST CIRCUIT
+5V
INPUT
INPUT
0V
OVERSHOOT
90%
OUTPUT
10%
-5V
∆T
SLEW
RATE
=
∆V/∆T
∆V
90%
OUTPUT
10%
-200mV
+200mV
0V
-5V
+5V
RISE TIME
NOTE: Measured on both positive and negative transitions.
Capacitance at Compensation pin should be minimized.
FIGURE 3. SLEW RATE WAVEFORM
NOTE: Measured on both positive and negative transitions.
Capacitance at Compensation pin should be minimized.
FIGURE 4. TRANSIENT RESPONSE WAVEFORM
2
HS-2510RH
Typical Performance Curves
100
80
60
40
20
OFFSET CURRENT
0
-20
-50
-25
0
25
50
75
100
125
TEMPERATURE (
o
C)
GAIN (dB)
Unless Otherwise Specified: T
A
= 25
o
C, VSUPPLY =
±15V
90
BIAS CURRENT
85
VS =
±20V
80
VS =
±15
VS =
±10
CURRENT (nA)
75
-50
-55
-25
0
25
50
75
100
125
TEMPERATURE (
o
C)
FIGURE 5. INPUT BIAS AND OFFSET CURRENT vs
TEMPERATURE
FIGURE 6. OPEN LOOP VOLTAGE GAIN vs TEMPERATURE
100
NORMALIZED PARAMETERS
REFERRED TO VALUES AT
±15V
EQUIVALENT INPUT NOISE (µV)
1.1
SLEW RATE
10
10K SOURCE RESISTANCE
0 SOURCE RESISTANCE
1.0
BANDWIDTH
BANDWIDTH
1.0
0.9
SLEW RATE
THERMAL NOISE OF 10K RESISTOR
0.1
100Hz
1kHz
10kHz
100kHz
1MHz
0.8
±10V
±15V
SUPPLY VOLTAGE
±20V
UPPER 3dB FREQUENCY LOWER 3dB FREQUENCY (10Hz)
FIGURE 7. EQUIVALENT INPUT NOISE vs BANDWIDTH
FIGURE 8. NORMALIZED AC PARAMETERS vs SUPPLY
VOLTAGE AT 25
o
C
1.1
NORMALIZED PARAMETERS
REFERRED TO VALUES AT
±25
ο
C
PEAK-TO-PEAK VOLTAGE SWING
BANDWIDTH
SLEW RATE
1.0
SLEW RATE
35
30
25
20
15
10
5
0
10K
VS =
±20
VS =
±15
BANDWIDTH
0.9
VS =
±10
0.8
-50
-55
-25
0
25
50
75
100
125
TEMPERATURE (
o
C)
100K
1MEG
FREQUENCY (Hz)
10MEG
FIGURE 9. NORMALIZED AC PARAMETERS vs
TEMPERATURE
FIGURE 10. OUTPUT VOLTAGE SWING vs FREQUENCY
AT 25
o
C
3
HS-2510RH
Typical Performance Curves
120
OPEN-LOOP VOLTAGE GAIN (dB)
100
80
60
40
20
0
-20
10
100
1K
10K
100K
1M
10M
100M
FREQUENCY (Hz)
300pF
1000pF
100pF
0pF
30pF
CURRENT (mA)
4.0
3.8
3.6
3.4
3.2
-50
-55
-25
0
25
50
75
100
125
TEMPERATURE (
o
C)
Unless Otherwise Specified: T
A
= 25
o
C, VSUPPLY =
±15V
(Continued)
4.4
4.2
VS =
±20
VS =
±15
VS =
±10
NOTE: External compensation components are not required for
stability, but may be added to reduce bandwidth, if desired.
FIGURE 11. OPEN LOOP FREQUENCY RESPONSE FOR
VARIOUS VALUES OF CAPACITORS FROM
COMPENSATION PIN TO GROUND
120
OPEN LOOP VOLTAGE GAIN (dB)
100
80
PHASE
60
40
20
0
-20
10
100
1K
10K
100K
1M
10M
100M
FREQUENCY (Hz)
90
o
120
o
150
o
180
o
30
o
60
o
PHASE ANGLE
RT
V+
FIGURE 12. POWER SUPPLY CURRENT vs TEMPERATURE
20kΩ
IN
BAL
OUT
GAIN
V-
NOTE: Tested offset adjustment is |VOS + 1mV| minimum referred
to output typical range is
±8mV
for RT = 20kΩ.
FIGURE 14. SUGGESTED VOS ADJUSTMENT
FIGURE 13. OPEN LOOP GAIN AND PHASE RESPONSE vs
FREQUENCY
1000
INPUT NOISE VOLTAGE (nV/√Hz)
INPUT NOISE VOLTAGE
100
INPUT NOISE CURRENT (pA/√Hz)
100
10
INPUT NOISE CURRENT
10
1
1
1
10
100
1K
10K
FREQUENCY (Hz)
0.1
100K
FIGURE 15. INPUT NOISE DENSITY vs FREQUENCY
4
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
