EEWORLDEEWORLDEEWORLD

Part Number

Search

395-060-559-604

Description
Card Edge Connector
CategoryThe connector    The connector   
File Size1MB,2 Pages
ManufacturerEDAC
Environmental Compliance
Download Datasheet Parametric View All

395-060-559-604 Online Shopping

Suppliers Part Number Price MOQ In stock  
395-060-559-604 - - View Buy Now

395-060-559-604 Overview

Card Edge Connector

395-060-559-604 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Reach Compliance Codecompliant
ECCN codeEAR99
Connector typeCARD EDGE CONNECTOR
Contact to complete cooperationGOLD OVER NICKEL
Contact completed and terminatedTIN OVER NICKEL
Contact materialCOPPER ALLOY
JESD-609 codee3
Manufacturer's serial number395
Base Number Matches1
CyloneIII AS mode was downloaded successfully, but the program does not run. Please help me.
[color=#333333][font=微软雅黑, arial][size=16px]After downloading, power off, unplug the download cable, and power on again, the program does not run. In addition, the JTAG mode configuration is successfu...
bianhao FPGA/CPLD
USB communication problem between PC and ARM, hope someone can give me some advice
My arm has a wince5.0 system, which is connected to a pc via USB. I want to achieve real-time communication between the two: write an application on the arm and the pc respectively, so that both sides...
ersuo4s ARM Technology
A small question about C language.
structS1{unsigned char a;unsigned shortb;unsigned char c;unsigned long d;};char ar[10]={0xaa,0x01,0x03,0x12,0xfb,0xaa,0x01,0x03,0x12,0xfb};int main(void) {struct S1 *str, stru;[color=#ff0000] str=ar;[...
739669351 Programming Basics
2005 Electronic Competition Collection
[i=s] This post was last edited by paulhyde on 2014-9-15 03:53 [/i] The most complete and powerful collection of 2005 e-sports competitions...
liangheng Electronics Design Contest
How about this LED power supply? It feels awesome
Just put together a few parts to drive 14 LEDs in series. . ....
wgsxsm LED Zone
In VHDL, use two edges of a clock (rising edge, falling edge) to modify the same signal.
Solution: Use "exclusive or" (xor) logic. An example is as follows:process (CLK)beginif rising_edge(CLK) thenSIG_R ISE _OUTend if;end process;process (CLK)beginif falling_edge(CLK) thenSIG_FALL_OUTend...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 963  2173  1886  1971  2123  20  44  38  40  43 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号