EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

54F538FM

Description
F/FAST SERIES, OTHER DECODER/DRIVER, CONFIGURABLE OUTPUT, CDFP20, CERAMIC, FP-20
Categorylogic    logic   
File Size103KB,4 Pages
ManufacturerTexas Instruments
Websitehttp://www.ti.com.cn/
Stay tuned Parametric Compare

54F538FM Overview

F/FAST SERIES, OTHER DECODER/DRIVER, CONFIGURABLE OUTPUT, CDFP20, CERAMIC, FP-20

54F538FM Parametric

Parameter NameAttribute value
package instructionDFP, FL20,.3
Reach Compliance Codeunknown
ECCN codeEAR99
Other features4 ENABLE INPUTS
seriesF/FAST
JESD-30 codeR-GDFP-F20
Load capacitance (CL)50 pF
Logic integrated circuit typeOTHER DECODER/DRIVER
MaximumI(ol)0.02 A
Number of functions1
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityCONFIGURABLE
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDFP
Encapsulate equivalent codeFL20,.3
Package shapeRECTANGULAR
Package formFLATPACK
power supply5 V
Maximum supply current (ICC)56 mA
Certification statusNot Qualified
Maximum seat height2.286 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyTTL
Temperature levelMILITARY
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
width6.731 mm
Base Number Matches1

54F538FM Related Products

54F538FM 54F538LM 54F538DM
Description F/FAST SERIES, OTHER DECODER/DRIVER, CONFIGURABLE OUTPUT, CDFP20, CERAMIC, FP-20 F/FAST SERIES, OTHER DECODER/DRIVER, CONFIGURABLE OUTPUT, CQCC20, CERAMIC, LCC-20 F/FAST SERIES, OTHER DECODER/DRIVER, CONFIGURABLE OUTPUT, CDIP20, CERAMIC, DIP-20
package instruction DFP, FL20,.3 QCCN, LCC20,.35SQ DIP, DIP20,.3
Reach Compliance Code unknown unknown unknown
ECCN code EAR99 EAR99 EAR99
Other features 4 ENABLE INPUTS 4 ENABLE INPUTS 4 ENABLE INPUTS
series F/FAST F/FAST F/FAST
JESD-30 code R-GDFP-F20 S-CQCC-N20 R-GDIP-T20
Load capacitance (CL) 50 pF 50 pF 50 pF
Logic integrated circuit type OTHER DECODER/DRIVER OTHER DECODER/DRIVER OTHER DECODER/DRIVER
MaximumI(ol) 0.02 A 0.02 A 0.02 A
Number of functions 1 1 1
Number of terminals 20 20 20
Maximum operating temperature 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C
Output characteristics 3-STATE 3-STATE 3-STATE
Output polarity CONFIGURABLE CONFIGURABLE CONFIGURABLE
Package body material CERAMIC, GLASS-SEALED CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED
encapsulated code DFP QCCN DIP
Encapsulate equivalent code FL20,.3 LCC20,.35SQ DIP20,.3
Package shape RECTANGULAR SQUARE RECTANGULAR
Package form FLATPACK CHIP CARRIER IN-LINE
power supply 5 V 5 V 5 V
Maximum supply current (ICC) 56 mA 56 mA 56 mA
Certification status Not Qualified Not Qualified Not Qualified
Maximum seat height 2.286 mm 1.905 mm 5.08 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V
surface mount YES YES NO
technology TTL TTL TTL
Temperature level MILITARY MILITARY MILITARY
Terminal form FLAT NO LEAD THROUGH-HOLE
Terminal pitch 1.27 mm 1.27 mm 2.54 mm
Terminal location DUAL QUAD DUAL
width 6.731 mm 8.89 mm 7.62 mm
Base Number Matches 1 1 1
Maker - Texas Instruments Texas Instruments
length - 8.89 mm 24.51 mm
IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA
[font=Verdana][font=Verdana]IIR Digital Filter Design - Implementing Arbitrary Order IIR Digital Filters on FPGA[/font][/font] Abstract: This paper introduces a method to implement arbitrary order IIR...
aimyself FPGA/CPLD
Problems with EMP injection into triodes
[color=#333333][font="][size=14px]Why for transistors, some literatures say that under EMP injection, the failure mode of transistors is BE junction short circuit, but some literatures say that BC jun...
xmxxwyh Analog electronics
Ask a simple VHDL question, the signal line is assigned an initial value
I have an IO port P from a CPLD. I want it to be in a certain state (e.g. 0) when it is powered on. After it starts working, another signal S1, S2 triggers the state change of P. For example, P is 0 w...
sioca FPGA/CPLD
USB short body patch specification diagram useful take away
USB short body patch specification diagram...
qwqwqw2088 PCB Design
I don't know how to do the homework assigned by the teacher today. Can anyone give me some advice?
Experiment 3 Priority inheritance 1 Experimental purpose Master the strategy of embedded real-time operating system ?C/OS-II to solve priority inversion - the principle of priority inheritance. 2 Prin...
sanny777 Embedded System
What does the asterisk mean in Tiantong core material?
What do the asterisks in the picture mean?...
kankelo RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 743  1  1675  1209  1805  15  1  34  25  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号