531FB520M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> oscillator> 531FB520M000DG

531FB520M000DG: DescriptionLVDS Output Clock Oscillator, 520MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531FB520M000DG Overview

LVDS Output Clock Oscillator, 520MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531FB520M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	520 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Principle of single live wire power taking circuit

Improved stepper regulated power supply circuit diagram

DC converter output voltage setting method Negative output voltage case circuit diagram

Current method distance measuring circuit

Graphical interface circuit

Computer motherboard circuit diagram 440LX2_32

[Register to win Xiaomi bracelet, Thermos mug and other gifts] Rohde & Schwarz HDMI 1.4b/2.1 interface test: This webinar will focus on the HDMI 1.4b/2.1 interface . The following are the key points of the live broadcast:Overview of HDMI technology ;Discuss standards compliance testing and signal integrity d...; EEWORLD社区 Test/Measurement

M4: (No.12) Ported from the official USB host to read the mass storage (U disk) routine: I once suspected that there was something wrong with the USB HOST part of the M4 Hanker development board , until I successfully debugged the USB host to read the mass storage (U disk) routine, I thou...; anananjjj Microcontroller MCU

Chinese hackers retaliate against Iran, and the homepages of many Iranian websites have been tampered with: Iran, a small country, dared to challenge the Chinese tiger. This was intolerable. This suicidal behavior aroused the Chinese "Red Hacker Alliance" to launch a crazy counterattack! ! It must be said t...; open82977352 Talking

[Vote and post to win gifts] The original refurbished instruments compete with the second-hand instruments on the market, who do you support?: [size=5][color=#ffffff][backcolor=rgb(255, 0, 0)]Ended:[/backcolor][/color][/size][url=https://bbs.eeworld.com.cn/thread-591873-1-1.html][size=5]Click here to go to the award post[/size][/url] [size=5...; EEWORLD社区 Integrated technical exchanges

Introduction, comparison and analysis of MCU, DSP and PLD/EDA (continued): DSP chip[/font][/color][size=3][color=#333333][font=Arial] DSP [/font][/color][color=#333333][font=宋体] is also called digital signal processor. As the name suggests, DSP [/font][/color][color=#333333]...; 黑衣人 DSP and ARM Processors

[Newbie Question] Timing Simulation Software: I am new to MSP430! Do you have any software to simulate program timing? Every time there is a problem, I have to use an oscilloscope to check it bit by bit, but the oscilloscope in the laboratory is ...; 杨咩咩 Microcontroller MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components