54RHSC574FS datasheet, PDF - EEWORLD Datasheet

54RHSC574FS: DescriptionBus Driver, HSC Series, 1-Func, 8-Bit, True Output, CMOS, CDFP20; Categorylogic logic; File Size2MB，84 Pages; ManufacturerDynex; Websitehttp://www.dynexsemi.com/

Download Datasheet Parametric View All

54RHSC574FS Overview

Bus Driver, HSC Series, 1-Func, 8-Bit, True Output, CMOS, CDFP20

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DFP, FL20,.3
Reach Compliance Code	unknown
Other features	BROADSIDE VERSION OF 374; RADIATION HARD CMOS/SILICON ON SAPPHIRE (SOS) TECHNOLOGY
series	HSC
JESD-30 code	R-CDFP-F20
JESD-609 code	e0
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.009 A
Number of digits	8
Number of functions	1
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DFP
Encapsulate equivalent code	FL20,.3
Package shape	RECTANGULAR
Package form	FLATPACK
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
propagation delay (tpd)	30 ns
Certification status	Not Qualified
Filter level	38535V;38534K;883S
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	FLAT
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
total dose	100k Rad(Si) V
Trigger type	POSITIVE EDGE
Base Number Matches	1

Does Altera's EPCS have a check code?: For FPGA chips, when powering on, the configuration file information is loaded from EPCS. I want to know whether there is redundant check in the process of data transmission from EPCS to FPGA, just li...; eeleader-mcu FPGA/CPLD

Goodbye 2019, hello 2020! Write down your year-end summary and New Year's resolutions!: Time flies, another year has passed, and we are all running towards the embrace of 2020! What have you gained in work and study in the past year? How much have you accomplished in the plans you made a...; okhxyyo Talking

[Help] How to set timer_a to enter the timer overflow interrupt: In the up-counting mode, the following settings are set:CCR0 = 0x0fff;TACTL = TASSEL1 + MC1 + TAIECCTL0 = CCIE;GIE is also set,so when TAR counts to 0xffff, no interrupt will be issued!...; shenyesanbu Microcontroller MCU

Data transmission issues in different clock domains: The microcontroller reads and writes CPLD clock, SDRAM clock, and pixel clock are all different. How to deal with this problem?...; xianxiao DIY/Open Source Hardware

TI Reading: How voltage references affect ADC performance, Part 2: How voltage reference affects ADC performance , part 2...; 安_然 Analogue and Mixed Signal

Zhongjiu crack: 1231111111111111111111111111111111...; danglingbo Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components