PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843246I
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-3.3V LVPECL
F
REQUENCY
S
YNTHESIZER W
/I
NTEGRATED
F
ANOUT
B
UFFER
F
EATURES
•
Six LVPECL outputs
•
Crystal oscillator interface
•
Output frequency range: 53.125MHz to 333.3333MHz
•
Crystal input frequency range: 25MHz to 33.333MHz
•
RMS phase jitter at 125MHz, using a 25MHz crystal
(1.875MHz to 20MHz): 0.41ps (typical)
•
Full 3.3V or 3.3V core, 2.5V output supply mode
•
-40°C to 85°C ambient operating temperature
•
Available in both standard and lead-free RoHS-compliant
packages
G
ENERAL
D
ESCRIPTION
The ICS843246I is a Crystal-to-3.3V LVPECL
Clock Synthesizer/Fanout Buffer designed for
HiPerClockS™
Fibre Channel and Gigabit Ethernet appli-
cations and is a member of the HiperClockS™
family of High Performance Clock Solutions
from ICS. The output frequency can be set using the fre-
quency select pins and a 25MHz crystal for Ethernet
frequencies, or a 26.5625MHz crystal for a Fibre Channel.
The low phase noise characteristics of the ICS843246I
make it an ideal clock for these demanding applications.
IC
S
S
ELECT
F
UNCTION
T
ABLE
Inputs
FB_SEL
0
0
0
0
1
1
1
1
N_SEL1
0
0
1
1
0
0
1
1
N_SEL0
0
1
0
1
0
1
0
1
M Divide
20
20
20
20
24
24
24
24
Function
N Divide
2
4
5
8
3
4
6
12
M/N
10
5
4
2.5
8
6
4
2
B
LOCK
D
IAGRAM
Q0
nQ0
PLL_BYPASS
Pullup
P
IN
A
SSIGNMENT
V
CCO
V
CCO
nQ2
Q2
nQ1
Q1
nQ0
Q0
PLL_BYPASS
V
CCA
V
CC
FB_SEL
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
Q3
nQ3
Q4
nQ4
Q5
nQ5
N_SEL1
V
EE
V
EE
N_SEL0
XTAL_OUT
XTAL_IN
Q1
1
XTAL_IN
XTAL_OUT
nQ1
OSC
PLL
0
Output
Divider
Q2
nQ2
Q3
nQ3
Q4
nQ4
Q5
nQ5
Feedback
Divider
FB_SEL
N_SEL1
N_SEL0
Pulldown
Pullup
Pullup
ICS843246I
24-Lead, 300-MIL SOIC
7.5mm x 15.33mm x 2.3mm
body package
M Package
Top View
24-Lead TSSOP
4.40mm x 7.8mm x 0.92mm
body package
G Package
Top View
The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on
initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications
without notice.
843246AMI
www.icst.com/products/hiperclocks.html
REV. A JUNE 16, 2006
1
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843246I
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-3.3V LVPECL
F
REQUENCY
S
YNTHESIZER W
/I
NTEGRATED
F
ANOUT
B
UFFER
Type
Power
Output
Output
Output
Input
Power
Power
Input
Input
Input
Pullup
Description
Output supply pins.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Selects between the PLL and crystal inputs as the input to the dividers.
When LOW, selects PLL. When HIGH, selects XTAL_IN, XTAL_OUT.
LVCMOS / LVTTL interface levels.
Analog supply pin.
Core supply pin.
Pulldown Feedback frequency select pin. LVCMOS/LVTTL interface levels.
Crystal oscillator interface. XTAL_IN is the input.
XTAL_OUT is the output.
Pullup
Output frequency select pin. LVCMOS/LVTTL interface levels.
Negative supply pin.
Output
Output
Output
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
Differential output pair. LVPECL interface levels.
T
ABLE
1. P
IN
D
ESCRIPTIONS
Number
1, 2
3, 4
5, 6
7, 8
9
10
11
12
13,
14
15,
18
16, 17
19, 20
21, 22
23, 24
Name
V
CCO
nQ2, Q2
nQ1, Q1
nQ0, Q0
PLL_BYPASS
V
CCA
V
CC
FB_SEL
XTAL_IN,
XTAL_OUT
N_SEL0
N_SEL1
V
EE
nQ5, Q5
nQ4, Q4
nQ3, Q3
NOTE:
Pullup
and
Pulldown
refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.
T
ABLE
2. P
IN
C
HARACTERISTICS
Symbol
C
IN
R
PULLUP
R
PULLDOWN
Parameter
Input Capacitance
Input Pullup Resistor
Input Pulldown Resistor
Test Conditions
Minimum
Typical
4
51
51
Maximum
Units
pF
kΩ
kΩ
843246AMI
www.icst.com/products/hiperclocks.html
2
REV. A JUNE 16, 2006
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843246I
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-3.3V LVPECL
F
REQUENCY
S
YNTHESIZER W
/I
NTEGRATED
F
ANOUT
B
UFFER
Function
T
ABLE
3. C
RYSTAL
F
UNCTION
T
ABLE
Inputs
XTAL (MHz)
25
25
25
25
25
25
25
25
26.5625
26.5625
26.5625
26.5625
26.5625
30
30
30
30
31.25
31.25
31.25
31.25
33.3333
33.3333
33.3333
33.3333
FB_SEL
0
0
0
0
1
1
1
1
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
N_SEL1
0
0
1
1
0
0
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
N_SEL0
0
1
0
1
0
1
0
1
0
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
M
20
20
20
20
24
24
24
24
20
24
24
24
24
20
20
20
20
20
20
20
20
20
20
20
20
500
500
500
500
600
600
600
600
531.25
637.5
637.5
637.5
637.5
600
600
600
600
62 5
62 5
62 5
62 5
666.6667
666.6667
666.6667
666.6667
VCO (MHz)
N
2
4
5
8
3
4
6
12
5
3
4
6
12
2
4
5
8
2
4
5
8
2
4
5
8
Output (MHz)
250
125
100
62.5
200
150
10 0
50
106.25
212.5
159.375
106.25
53.125
300
150
120
75
312.5
156.25
125
78.125
333.3333
166.6667
133.3333
83.3333
843246AMI
www.icst.com/products/hiperclocks.html
3
REV. A JUNE 16, 2006
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843246I
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-3.3V LVPECL
F
REQUENCY
S
YNTHESIZER W
/I
NTEGRATED
F
ANOUT
B
UFFER
4.6V
-0.5V to V
CC
+ 0.5V
50mA
100mA
50°C/W (0 lfpm)
70°C/W (0 mps)
-65°C to 150°C
NOTE: Stresses beyond those listed under Absolute
Maximum Ratings may cause permanent damage to the
device. These ratings are stress specifications only. Functional
operation of product at these conditions or any conditions be-
yond those listed in the
DC Characteristics
or
AC Character-
istics
is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect product reliability.
A
BSOLUTE
M
AXIMUM
R
ATINGS
Supply Voltage, V
CC
Inputs, V
I
Outputs, I
O
Continuous Current
Surge Current
Package Thermal Impedance,
θ
JA
24 Lead SOIC
24 Lead TSSOP
Storage Temperature, T
STG
T
ABLE
4A. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol
V
CC
V
CCA
V
CCO
I
EE
I
CCA
Parameter
Core Supply Voltage
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
3.135
V
CC
– 0.07
3.135
Typical
3. 3
3.3
3.3
107
7
Maximum
3.465
V
CC
3.465
Units
V
V
V
mA
mA
T
ABLE
4B. P
OWER
S
UPPLY
DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, V
CCO
= 2.5V±5%, T
A
= -40°C
TO
85°C
Symbol
V
CC
V
CCA
V
CCO
I
EE
I
CCA
Parameter
Core Supply Voltage
Analog Supply Voltage
Output Supply Voltage
Power Supply Current
Analog Supply Current
Test Conditions
Minimum
3.135
V
CC
– 0.07
2.375
Typical
3. 3
3.3
2.5
107
7
Maximum
3.465
V
CC
2.625
Units
V
V
V
mA
mA
T
ABLE
4C. LVCMOS / LVTTL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, V
CCO
= 3.3V±5%
OR
2.5V±5%, T
A
= -40°C
TO
85°C
Symbol
V
IH
V
IL
I
IH
Parameter
Input High Voltage
Input Low Voltage
Input High Current
FB_SEL
PLL_BYPASS,
N_SEL0, N_SEL1
FB_SEL
PLL_BYPASS,
N_SEL0, N_SEL1
V
CC
= V
IN
= 3.465V
V
CC
= V
IN
= 3.465V
V
CC
= 3.465V, V
IN
= 0V
V
CC
= 3.465V, V
IN
= 0V
-5
-150
Test Conditions
Minimum
2
-0.3
Typical
Maximum
V
CC
+ 0.3
0.8
150
5
Units
V
V
µA
µA
µA
µA
I
IL
Input Low Current
843246AMI
www.icst.com/products/hiperclocks.html
4
REV. A JUNE 16, 2006
PRELIMINARY
Integrated
Circuit
Systems, Inc.
ICS843246I
F
EMTO
C
LOCKS
™ C
RYSTAL
-
TO
-3.3V LVPECL
F
REQUENCY
S
YNTHESIZER W
/I
NTEGRATED
F
ANOUT
B
UFFER
Test Conditions
Minimum
V
CCO
- 1.4
V
CCO
- 2.0
0.6
Typical
Maximum
V
CCO
- 0.9
V
CCO
- 1.7
1.0
Units
V
V
V
T
ABLE
4D. LVPECL DC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, V
CCO
= 3.3V±5%
OR
2.5V±5%, T
A
= -40°C
TO
85°C
Symbol
V
OH
V
OL
V
SWING
Parameter
Output High Voltage; NOTE 1
Output Low Voltage; NOTE 1
Peak-to-Peak Output Voltage Swing
NOTE 1: Outputs terminated with 50
Ω
to V
CCO
- 2V.
T
ABLE
5. C
RYSTAL
C
HARACTERISTICS
Parameter
Mode of Oscillation
Frequency
Equivalent Series Resistance (ESR)
Shunt Capacitance
Drive Level
NOTE: Characterized using an 18pf parallel resonant crystal.
25
Test Conditions
Minimum
Typical Maximum
33.333
50
7
1
Units
MHz
Ω
pF
mW
Fundamental
T
ABLE
6A. AC C
HARACTERISTICS
,
V
CC
= V
CCA
= V
CCO
= 3.3V±5%, T
A
= -40°C
TO
85°C
Symbol Parameter
F
OUT
Output Frequency
RMS Phase Jitter (Random)
Output Skew; NOTE 1, 2
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
125MHz, Integration Range:
1.875MHz - 20MHz
Test Conditions
Minimum
53.125
0.41
TBD
380
50
1
Typical
Maximum
333.33
Units
MHz
ps
ps
ps
%
ms
t
jit(Ø)
t
sk(o)
t
R
/ t
F
odc
PLL Lock Time
t
LOCK
See Parameter Measurement Information section.
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential crossing points.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
T
ABLE
6B. AC C
HARACTERISTICS
,
V
CC
= V
CCA
= 3.3V±5%, V
CCO
= 2.5V±5%, T
A
= -40°C
TO
85°C
Symbol Parameter
F
OUT
Output Frequency
RMS Phase Jitter (Random)
Output Skew; NOTE 1, 2
Output Rise/Fall Time
Output Duty Cycle
20% to 80%
125MHz, Integration Range:
1.875MHz - 20MHz
Test Conditions
Minimum
53.125
0.41
TBD
360
50
1
Typical
Maximum
333.33
Units
MHz
ps
ps
ps
%
ms
t
jit(Ø)
t
sk(o)
t
R
/ t
F
odc
PLL Lock Time
t
LOCK
See Parameter Measurement Information section.
NOTE 1: Defined as skew between outputs at the same supply voltage and with equal load conditions.
Measured at the output differential crossing points.
NOTE 2: This parameter is defined in accordance with JEDEC Standard 65.
843246AMI
www.icst.com/products/hiperclocks.html
5
REV. A JUNE 16, 2006
FPGA/CPLD
京公网安备 11010802033920号
EEWORLD
