EEWORLDEEWORLDEEWORLD

Part Number

Search

102TL2887-1B

Description
Toggle Switch, DPDT, Latched, 0.1A, 28VDC, Wire Terminal, Locking Lever Actuator, Panel Mount-threaded
CategoryMechanical and electronic products    switch   
File Size98KB,1 Pages
ManufacturerHoneywell
Websitehttp://www.ssec.honeywell.com/
Download Datasheet Parametric View All

102TL2887-1B Overview

Toggle Switch, DPDT, Latched, 0.1A, 28VDC, Wire Terminal, Locking Lever Actuator, Panel Mount-threaded

102TL2887-1B Parametric

Parameter NameAttribute value
Reach Compliance Codeunknow
ECCN codeEAR99
Actuator typeLOCKING LEVER
body width22.61 mm
body height37.34 mm
Body length or diameter33.53 mm
Contact (AC) maximum rated R load.1A@115VAC
Maximum contact current (AC)0.1 A
Maximum contact current (DC)0.1 A
Contact (DC) maximum rated R load.1A@28VDC
Maximum contact voltage (AC)115 V
Maximum contact voltage (DC)28 V
Manufacturer's serial number102TL2887
Installation featuresPANEL MOUNT-THREADED
Maximum operating temperature71 °C
sealDUST PROOF; WATER PROOF
surface mountNO
Switch actionLATCHED
switch functionDPDT
Switch typeTOGGLE SWITCH
Termination typeWIRE
Base Number Matches1
The problem with the current limiting overcurrent protection circuit is driving me crazy. Help me!
Can anyone tell me why u0 does not change at the beginning but becomes zero at the end?...
bin123186 Analog electronics
MEMS Technology Overview
MEMS Technology Overview...
lorant FPGA/CPLD
Workplace life insights
[align=left]Whether you are successful in your career is not the most important thing. The key is to do the right thing with the right attitude and do it well. Perhaps my classic workplace life experi...
绿茶 Talking about work
Learning Analog + ADC Nonlinearity
[i=s]This post was last edited by dontium on 2015-1-23 11:42[/i] I used an ADC built into an MCU a few days ago, which is nominally a 16-bit SAR ADC. I encountered many problems during use. The techni...
azhiking Analogue and Mixed Signal
Renesas China Forum
On the morning of December 2, Aniu went to the Wanda Sofitel Hotel in Beijing to attend the Renesas China Forum. In the afternoon, he attended the Renesas Electronics V850ES/JX3-L Learning Kit Experie...
jameswangsynnex Test/Measurement
Ask a question about Cadence transient simulation
The circuit is written in Verilog A, which is an ideal 14-bit ADC connected to an ideal 14-bit DAC. The clk frequency is 50MHz, and the input sin source frequency is 8.337402MHz. The simulation time i...
eeleader-mcu FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2814  1770  1827  2152  129  57  36  37  44  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号