XC5206-5PQG208I datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> XC5206-5PQG208I

XC5206-5PQG208I: DescriptionField Programmable Gate Array, 196 CLBs, 6000 Gates, 83MHz, CMOS, PQFP208, PLASTIC, QFP-208; CategoryProgrammable logic devices Programmable logic; File Size670KB，73 Pages; ManufacturerXILINX; Websitehttps://www.xilinx.com/; Environmental Compliance

Download Datasheet Parametric View All

XC5206-5PQG208I Overview

Field Programmable Gate Array, 196 CLBs, 6000 Gates, 83MHz, CMOS, PQFP208, PLASTIC, QFP-208

XC5206-5PQG208I Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	XILINX
Parts packaging code	QFP
package instruction	FQFP,
Contacts	208
Reach Compliance Code	compliant
Other features	MAX AVAILABLE 10000 LOGIC GATES
maximum clock frequency	83 MHz
Combined latency of CLB-Max	4.6 ns
JESD-30 code	S-PQFP-G208
JESD-609 code	e3
length	28 mm
Humidity sensitivity level	3
Configurable number of logic blocks	196
Equivalent number of gates	6000
Number of terminals	208
organize	196 CLBS, 6000 GATES
Package body material	PLASTIC/EPOXY
encapsulated code	FQFP
Package shape	SQUARE
Package form	FLATPACK, FINE PITCH
Peak Reflow Temperature (Celsius)	245
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	4.1 mm
Maximum supply voltage	5.5 V
Minimum supply voltage	4.5 V
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	28 mm
Base Number Matches	1

Preview

Download Datasheet

View All

Product Obsolete or Under Obsolescence

XC5200 Series

Field Programmable Gate Arrays

November 5, 1998 (Version 5.2)

Product Specification

Footprint compatibility in common packages within

the XC5200 Series and with the XC4000 Series

- Over 150 device/package combinations, including

advanced BGA, TQ, and VQ packaging available

Fully Supported by Xilinx Development System

- Automatic place and route software

- Wide selection of PC and Workstation platforms

- Over 100 3rd-party Alliance interfaces

- Supported by shrink-wrap Foundation software

Features

• Low-cost, register/latch rich, SRAM based

reprogrammable architecture

- 0.5µm three-layer metal CMOS process technology

- 256 to 1936 logic cells (3,000 to 23,000 “gates”)

- Price competitive with Gate Arrays

• System Level Features

- System performance beyond 50 MHz

- 6 levels of interconnect hierarchy

- VersaRing

™

I/O Interface for pin-locking

- Dedicated carry logic for high-speed arithmetic

functions

- Cascade chain for wide input functions

- Built-in IEEE 1149.1 JTAG boundary scan test

circuitry on all I/O pins

- Internal 3-state bussing capability

- Four dedicated low-skew clock or signal distribution

nets

• Versatile I/O and Packaging

- Innovative VersaRing

™

I/O interface provides a high

logic cell to I/O ratio, with up to 244 I/O signals

- Programmable output slew-rate control maximizes

performance and reduces noise

- Zero Flip-Flop hold time for input registers simplifies

system timing

- Independent Output Enables for external bussing

•

Description

The XC5200 Field-Programmable Gate Array Family is

engineered to deliver low cost. Building on experiences

gained with three previous successful SRAM FPGA fami-

lies, the XC5200 family brings a robust feature set to pro-

grammable logic design. The VersaBlock

™

logic module,

the VersaRing I/O interface, and a rich hierarchy of inter-

connect resources combine to enhance design flexibility

and reduce time-to-market. Complete support for the

XC5200 family is delivered through the familiar Xilinx soft-

ware environment. The XC5200 family is fully supported on

popular workstation and PC platforms. Popular design

entry methods are fully supported, including ABEL, sche-

matic capture, VHDL, and Verilog HDL synthesis. Design-

ers utilizing logic synthesis can use their existing tools to

design with the XC5200 devices.

Table 1: XC5200 Field-Programmable Gate Array Family Members

Device

Logic Cells

Max Logic Gates

Typical Gate Range

VersaBlock Array

CLBs

Flip-Flops

I/Os

TBUFs per Longline

XC5202

256

3,000

2,000 - 3,000

8x8

256

XC5204

480

6,000

4,000 - 6,000

10 x 12

120

480

124

XC5206

784

10,000

6,000 - 10,000

14 x 14

196

784

148

XC5210

1,296

16,000

XC5215

1,936

23,000

10,000 - 16,000 15,000 - 23,000

18 x 18

324

1,296

196

22 x 22

484

1,936

244

November 5, 1998 (Version 5.2)

7-83

Recommended Resources

Do you know the power supply design of the vehicle panoramic surround view camera system?

Mobile phone direct plug-in charger circuit

Double password electronic lock circuit

Small electronic massager circuit

Tremolo amplifier circuit

The voltage converter that controls the frequency is generated by the RC link

ISD4004 series single chip voice recording and playback circuit: The ISD4004 series has an operating voltage of 3V, a single-chip recording and playback time of 8 to 16 minutes, and good sound quality. It is suitable for mobile phones and other portable electronic ...; rain Analog electronics

Can anyone tell me a classic embedded Linux website or forum?: Both Chinese and English are OK. Thank you....; 空中楼阁 Linux and Android

Recruitment: Power supply R&D technician (assistant, apprentice): Recruitment: Power supply RD technician (assistant, apprentice)Education: high school, technical secondary school (those with higher education are either unable to sit still, and those who are willing...; PowerAnts Talking about work

TMS320F28335 Study Notes - Clock: When using an active crystal oscillator as an external clock source, the crystal oscillator circuit in the DSP chip will be bypassed, and the external clock signal is input to the DSP through the XCLK...; 火辣西米秀 Microcontroller MCU

I have a question about demodulation of an AM signal.: If there is an AM signal with a fixed frequency of about 100KHz, can the CORTEX-M4F microcontroller be used to demodulate the information? The method I can think of now is to use FFT to get the amplit...; littleshrimp DSP and ARM Processors

I don't understand a sentence in the STM32 data sheet, please analyze it: This is a sentence from the Chinese version of v10. (P233)Bit 9:8 CKD[1:0]: Clock divisionThese two bits define the division ratio between the timer clock (CK_INT) frequency, the dead time, and the sa...; haohaohao123456 stm32/stm8

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components