EEWORLDEEWORLDEEWORLD

Part Number

Search

ALD2-800MHZ-L-R-P-A-T

Description
PECL Output Clock Oscillator, 800MHz Nom, ROHS COMPLIANT, LOW PROFILE, CERAMIC, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size2MB,3 Pages
ManufacturerAbracon
Websitehttp://www.abracon.com/index.htm
Environmental Compliance
Download Datasheet Parametric View All

ALD2-800MHZ-L-R-P-A-T Overview

PECL Output Clock Oscillator, 800MHz Nom, ROHS COMPLIANT, LOW PROFILE, CERAMIC, SMD, 6 PIN

ALD2-800MHZ-L-R-P-A-T Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerAbracon
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION; COMPLIMENTARY OUTPUT; TAPE AND REEL
maximum descent time0.85 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
Manufacturer's serial numberALD
Installation featuresSURFACE MOUNT
Nominal operating frequency800 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typePECL
physical size7.0mm x 5.0mm x 1.8mm
longest rise time0.85 ns
Maximum supply voltage2.625 V
Minimum supply voltage2.375 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
PECL/LVDS/CMOS OUTPUT SMD
CRYSTAL CLOCK OSCILLATOR
ALD SERIES
Pb
RoHS
Compliant
5.0 x 7.0 x 1.8mm
| | | | | | | | | | | | | | |
FEATURES:
• Based on a proprietary digital multiplier
• 2.5V to 3.3V +/- 5% operation
• Tri-State Output
• Ceramic SMD, low profile package
• Low Phase Noise and Jitter
156.25MHz, 187.5MHz, and 212.5MHz applications
APPLICATIONS:
• SONET, xDSL
• SDH, CPE
• STB
STANDARD SPECIFICATIONS:
PARAMETERS
ABRACON P/N:
Frequency range:
Operating temperature:
Storage temperature:
Overall frequency stability:
Supply voltage (Vdd):
Jitter (12KHz - 20MHz) =
Low Phase Noise:
ALD Series
750 kHz to 800 MHz
0° C to + 70° C (see options)
- 55° C to + 125° C
± 50 ppm max. (see options)
3.3V ±10% (see options)
RMS phase jitter 3ps typ., <5ps max.
period jitter < 35 ps peak to peak typical.
-109 dBc/Hz @ 1kHz Offset from 622.08MHz
-110 dBc/Hz @ 10kHz Offset from 622.08MHz
-109 dBc/Hz @ 100KHz Offset from 622.08MHz
-112 dBc/Hz @ 1kHz Offset from 155.52MHz
-125 dBc/Hz @ 10kHz Offset from 155.52MHz
-123 dBc/Hz @ 100KHz Offset from 155.52MHz
"1" (V
IH
≥ 0.7*Vdd) or open: Oscillation
"0" (V
IL
< 0.3*Vdd): No Oscillation / Hi Z
Tristate Function:
PECL:
Supply current (I
DD
):25mA
max (for Fo<24MHz),65mA max (for 24MHz<Fo<96MHz) 100mA max (96MHz<Fo<700MHz)
Output Logic High:
V
dd
-1.025V min, V
dd
-0.880V max.
Output Logic Low:
V
dd
-1.810V min. V
dd
-1.620V max.
Symmetry (Duty Cycle):
45% min, 50% typ, 55% max,
Rise time:
0.85ns
Fall time:
0.85ns
Supply current (I
DD
):25mA
max (for Fo<24MHz),45mA max (for 24MHz<Fo<96MHz),100mA max (96MHz<Fo<700MHz)
Output Clock Duty Cycle @ 1.25V:
45% min, 50% typical, 55% max
Output Differential Voltage (V
OD
):
247mV min, 355mV typical, 454mV max
VDD Magnitude Change (∆V
OD
):
-50mV min, 50mV max
Output High Voltage :
V
OH
= 1.4V typical, 1.6V max.
Output Low Voltage:
V
OL
= 0.9V min, 1.1V typical
Offset Voltage [R
L
= 100Ω]: V
OS
= 1.125V min, 1.2V typical, 1.375V max
Offset Magnitude Change [R
L
= 100Ω]:
V
OS
= 0mV min, 3mV typical, 25mV max
µ
µ
Power-off Leakage (I
OXD
) [Vout=VDD or GND, VDD=0V] =
±1µA typical, ±10µA max.
Differential Clock Rise Time (t
r
) [R
L
=100Ω, CL=10pF]:
0.2nS min, 0.7nS typical, 1.0nS,max
Differential Clock Fall Time (t
f
) [R
L
=100Ω, CL=10pF]:
0.2nS min, 0.7nS typical, 1.0nS max
Supply current (I
DD
):15mA
max (for Fo<24MHz),30mA max (for 24MHz<Fo<96MHz),40mA max (96MHz<Fo<700MHz)
Output Clock Rise/ Fall Time [10%~90% VDD with 10pF load]:
1.2ns typ, 1.6ns max.
Output Clock Duty Cycle [Measured @ 50% VDD]:
45% min, 50% typical, 55% max
LVDS
CMOS:
ABRACON IS
ISO 9001 / QS 9000
CERTIFIED
Revised: 08.18.09
30332
Esperanza, Rancho Santa Margarita, California
92688
tel 949-546-8000
|
fax 949-546-8001
| www.abracon.com
Visit www.abracon.com for Terms & Conditions of Sale
How can I confirm that the PPP link has been established successfully? Please give me some advice! Thank you!
Dear experts, I use sim300d gprs module, Beijing Shenzhouxing WAP gprs card, connect cmwap through ppp protocol, now passed pap verification, can get ISP server ip address and assigned local ip addres...
bsfbaby713 Embedded System
STM32-RTC-Interrupt second interrupt can enter, alarm interrupt cannot enter
As the title says: RTC interrupt, second interrupt can be entered, alarm interrupt cannot be entered The interrupt function was written randomly and not posted. The configuration code is as follows:vo...
yfh521088 stm32/stm8
About UC3854B as boost PFC power supply
I'd like to ask you, how do you make a 20V power supply for UC3854B? Is there any simpler solution? I'm a novice and don't know much about it. For my graduation project, my boss asked me to make a 100...
crazy的man Analogue and Mixed Signal
C language programming skills
C language programming skills...
Smithlee89 MCU
【FPGA Technology】Delay Circuit Processing
Delay circuit refers to the timing adjustment made by using the internal resources of programmable devices in the design of programmable devices in order to meet the requirements of timing coordinatio...
eeleader FPGA/CPLD
Embedded System Designer Exam Notes: Basic Knowledge of Embedded Systems
[b]I. Introduction[/b][b][/b] Since the "Embedded System Designer Exam Review Notes - Storage Management" appeared on the blog of Embedded Online, it has unexpectedly received a lot of attention and c...
alexa Embedded System

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 318  2222  1517  1826  187  7  45  31  37  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号