EEWORLDEEWORLDEEWORLD

Part Number

Search

5962H9653502QXC

Description
D Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14
Categorylogic    logic   
File Size125KB,9 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962H9653502QXC Overview

D Flip-Flop, ACT Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14

5962H9653502QXC Parametric

Parameter NameAttribute value
MakerCobham Semiconductor Solutions
Parts packaging codeDFP
package instructionDFP,
Contacts14
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesACT
JESD-30 codeR-CDFP-F14
JESD-609 codee4
length8.626 mm
Logic integrated circuit typeD FLIP-FLOP
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)30 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class Q
Maximum seat height2.575 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)3 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose1M Rad(Si) V
Trigger typePOSITIVE EDGE
width6.477 mm
Base Number Matches1
UT54ACTS74E
Dual D Flip-Flops with Clear & Preset
July, 2013
Datasheet
www.aeroflex.com/Logic
PINOUTS
FEATURES
m
CRH CMOS process
- Latchup immune
• High speed
• Low power consumption
• Wide power supply operating range from 3.0V to 5.5V
• Available QML Q or V processes
• 14-lead flatpack
• UT54ACTS74E-SMD- 5962-96535
DESCRIPTION
The UT54ACTS74E contains two independent D-type positive
triggered flip-flops. A low level at the Preset or Clear inputs
sets or resets the outputs regardless of the levels of the other
inputs. When Preset and Clear are inactive (high), data at the
D input meeting the setup time requirement is transferred to the
outputs on the positive-going edge of the clock pulse. Follow-
ing the hold time interval, data at the D input may be changed
without affecting the levels at the outputs.
The device is characterized over full HiRel temperature range
of -55C to +125C.
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
L
D
X
X
X
H
L
X
OUTPUT
Q
H
L
H
1
H
L
Q
o
Q
L
H
H
1
L
H
Q
o
14-Lead Flatpack
TopView
CLR1
D1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
CLR2
D2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
CLK1
D1
CLR1
PRE2
CLK2
D2
CLR2
(4)
(3)
(2)
(1)
(10)
(11)
(12)
(13)
(9)
(8)
Q2
Q2
S
C1
D1
R
(5)
(6)
Q1
Q1
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
Note:
1. The output levels in this configuration are not guaranteed to meet the mini-
mum levels for V
OH
if the lows at preset and clear are near V
IL
maximum.
In addition, this configuration is nonstable; that is, it will not persist when
either preset or clear returns to its inactive (high) level.
1
wince6.0 flash animation API
Recently, I developed Flash R3 package on wince6.0. There is an Adobe Flash Lite ActiveX Control plug-in in it that supports Flash animation. This plug-in should correspond to an API development packa...
wangdian2010 Embedded System
Request LM3S8962 Evaluation Board
If possible, the next step is to modify other test machines used by the company. [[i] This post was last edited by hejunzhan on 2010-10-15 15:34 [/i]]...
hejunzhan Microcontroller MCU
Test yourself | How much do you know about brushless DC controller design challenges? Get 5-20 core points!
Brushless DC (BLDC) motors have become the default motor choice for a wide range of battery-powered and line-powered devices and appliances. Compared to brushed DC motors, BLDC motors are more reliabl...
EEWORLD社区 RF/Wirelessly
I got the FPGA board today.
I got the FPGA board today. The owner of the changing board is very good. Thank you! I am welding it now......
450678797 FPGA/CPLD
MAX745 Circuit Simulation
Which simulation software's component library has the MAX745 chip? If the chip that appears in the circuit is not in the component library, then there is no way to simulate the circuit, right?...
喜鹊王子 TI Technology Forum

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 657  844  2702  2835  825  14  17  55  58  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号