EEWORLDEEWORLDEEWORLD

Part Number

Search

HY57V643220CLT-5

Description
4 Banks x 512K x 32Bit Synchronous DRAM
Categorystorage    storage   
File Size179KB,12 Pages
ManufacturerSK Hynix
Websitehttp://www.hynix.com/eng/
Download Datasheet Parametric View All

HY57V643220CLT-5 Overview

4 Banks x 512K x 32Bit Synchronous DRAM

HY57V643220CLT-5 Parametric

Parameter NameAttribute value
MakerSK Hynix
Parts packaging codeTSOP2
package instructionTSOP2, TSSOP86,.46,20
Contacts86
Reach Compliance Codeunknow
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time4.5 ns
Other featuresAUTO/SELF REFRESH
Maximum clock frequency (fCLK)200 MHz
I/O typeCOMMON
interleaved burst length1,2,4,8
JESD-30 codeR-PDSO-G86
JESD-609 codee6
length22.22 mm
memory density67108864 bi
Memory IC TypeSYNCHRONOUS DRAM
memory width32
Number of functions1
Number of ports1
Number of terminals86
word count2097152 words
character code2000000
Operating modeSYNCHRONOUS
Maximum operating temperature70 °C
Minimum operating temperature
organize2MX32
Output characteristics3-STATE
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Encapsulate equivalent codeTSSOP86,.46,20
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
power supply3.3 V
Certification statusNot Qualified
refresh cycle4096
Maximum seat height1.2 mm
self refreshYES
Continuous burst length1,2,4,8,FP
Maximum standby current0.002 A
Maximum slew rate0.28 mA
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelCOMMERCIAL
Terminal surfaceTIN BISMUTH
Terminal formGULL WING
Terminal pitch0.5 mm
Terminal locationDUAL
width10.16 mm
HY57V643220C
4 Banks x 512K x 32Bit Synchronous DRAM
DESCRIPTION
The Hynix HY57V643220C is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the memory applications
which require wide data I/O and high bandwidth. HY57V643220C is organized as 4banks of 524,288x32.
HY57V643220C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and out-
puts are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very
high bandwidth. All input and output voltage levels are compatible with LVTTL.
Programmable options include the length of pipeline (Read latency of 2 or 3), the number of consecutive read or write
cycles initiated by a single control command (Burst length of 1,2,4,8 or full page), and the burst count
sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate
command or can be interrupted and replaced by a new burst read or write command on any cycle. (This pipelined
design is not restricted by a `2N` rule.)
FEATURES
JEDEC standard 3.3V power supply
All device pins are compatible with LVTTL interface
JEDEC standard 400mil 86pin TSOP-II with 0.5mm of
pin pitch
All inputs and outputs referenced to positive edge of
system clock
Data mask function by DQM0,1,2 and 3
Internal four banks operation
Auto refresh and self refresh
4096 refresh cycles / 64ms
Programmable Burst Length and Burst Type
- 1, 2, 4, 8 or full page for Sequential Burst
- 1, 2, 4 or 8 for Interleave Burst
Programmable CAS Latency ; 2, 3 Clocks
Burst Read Single Write operation
ORDERING INFORMATION
Part No.
HY57V643220C(L)T-47
HY57V643220C(L)T-5
HY57V643220C(L)T-55
HY57V643220C(L)T-6
HY57V643220C(L)T-7
HY57V643220C(L)T-8
HY57V643220C(L)T-P
HY57V643220C(L)T-S
Clock Frequency
212MHz
200MHz
183MHz
166MHz
143MHz
125MHz
100MHz
100MHz
Power
Organization
Interface
Package
Normal/
Low Power
4Banks x
512Kbits x32
LVTTL
400mil 86pin
TSOP II
This document is a general product description and is subject to change without notice. Hynix Semiconductor does not assume any
responsibility for use of circuits described. No patent licenses are implied.
Rev. 0.8/Aug. 02
1
Weekly highlights: 2017.10.23-2017.10.29
[size=4]Hi, good morning, everyone~ It's Monday again~ It's time to share our wonderful posts of the week~~ Come and see what wonderful posts were produced last week~[/size] [size=4][color=#ff0000][b]...
okhxyyo Talking
Why can’t ADuCM360 connect to the computer?
I use J-LINK V8, IAR compilation system. STM32 debugging is normal. The whole board of ADuCM360 consumes more than 1mA. Using SWD interface, Unfortunately, there is only one ADuCM360 now, and it is im...
dontium ADI Reference Circuit
Original microcontroller and PC serial port communication
Simple program for communication between MCU and PC via RS232 serial port...
帅惊党中央 MCU
God help me
I just installed a keil4 software, but I can't compile some of the programming files given by the teacher. There are many problems. What's going on? [color=#333333] And when I open the project files g...
dddds ARM Technology
What is the difference between DC and AC? A question that has always puzzled me
What is the difference between direct current and alternating current? I used to think that alternating current is anything with positive and negative, and direct current is anything with positive all...
KG5 Analog electronics
Battery management chip bq20z45 help
A few days ago, my laptop battery suddenly showed a red cross. I searched online and found that the battery management chip was faulty. I opened it at noon today and found that the management chip was...
gb505329191 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1041  2588  31  2914  264  21  53  1  59  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号