EEWORLDEEWORLDEEWORLD

Part Number

Search

240-383DP19-32SPCGNN

Description
MIL Series Connector, 32 Contact(s), Stainless Steel, Female, Solder Terminal, Receptacle
CategoryThe connector    The connector   
File Size374KB,2 Pages
ManufacturerGlenair
Websitehttp://www.glenair.com/
Download Datasheet Parametric View All

240-383DP19-32SPCGNN Overview

MIL Series Connector, 32 Contact(s), Stainless Steel, Female, Solder Terminal, Receptacle

240-383DP19-32SPCGNN Parametric

Parameter NameAttribute value
Reach Compliance Codecompliant
Other featuresSTANDARD: MIL-DTL-38999; POLARIZED
Back shell typeSOLID
Body/casing typeRECEPTACLE
Connector typeMIL SERIES CONNECTOR
Contact to complete cooperationGOLD (50) OVER NICKEL
Contact completed and terminatedGOLD (50) OVER NICKEL
Contact point genderFEMALE
Coupling typeTHREADED
DIN complianceNO
empty shellNO
Environmental characteristicsCORROSION/ENVIRONMENT/FLUID/IMMERSION/VIBRATION RESISTANT
Filter functionYES
IEC complianceNO
JESD-609 codee4
MIL complianceYES
Manufacturer's serial number240-383D
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation typeBOARD AND PANEL
OptionsWATERPROOF
Shell surfaceNICKEL PLATED
Shell materialSTAINLESS STEEL
Housing size19
Termination typeSOLDER
Total number of contacts32
Base Number Matches1
Dual Flange Wall Mount Receptacle with P.C.Tails
240-383D
MIL-DTL-38999 Series III Filter Connector
C
Master
Keyway
EMI/EMP
Filters
MIL-DTL-38999 Series III
Filter Connector
Product Code
Contact Gender
P
- Pin
S
- Socket
Alternate Key Position
Per MIL-DTL-38999
A, B, C, D, E, N = Normal
Insert Arrangement
IAW MIL-STD-1560
Filter Type
P
- Pi Circuit
C
- C Circuit
Capacitance
(See Table II)
240
-
383
D
P
15-35
P
P
Termination
P
- PC Tail
P
A
N
N
Shell Style
D
- Dual Flange Wall Mount
Connector Class
(See Table I)
Flange Mounting Style
N
- Not Applicable/Mfgs. Option
Diameter Ø
Q
.820 (20.8) .691 (17.6)
.815 (20.7) .686 (17.4)
.131 (3.3)
.125 (3.2)
D
- Dual Flange Wall Mount
.155
±.020
(3.9 ± .5)
P
4PL
Interrupted
K
Interrupted
L
Rad H 4PL
U
(See Table IV)
See Note 3
45° 4PL
N 4PL
R
S
.195 (5.0)
Thread B
.100 (2.5)
.250 (6.4)
Interrupted
J
4-40 Helicoils
Installed per NASM 33537
Tang Removed
TABLE IV
ALTERNATE KEY AND
KEYWAY POSITION
Position
A
B
C
D
150°
75°
95°
140°
210°
210°
230°
275°
A° B°
TABLE V:
PC TAIL DIAMETER
Contact
Size
22D
20
16
ØU
.018/.021
(0.5/0.5)
.029/.031
(0.7/0.8)
.038/.042
(1.0/1.1)
Normal and Alternate Position
Key Rotation
© 2008 Glenair, Inc.
www.glenair.com
CAGE CODE 06324
Printed in U.S.A.
E-Mail: sales@glenair.com
GLENAIR, INC.
1211 AIR WAY
GLENDALE, CA 91201-2497
818-247-6000
FAX 818-500-9912
C-30
Is there something wrong with the disk? How to solve it? Waiting for a reply online, thank you...
The computer I am using now, Win2000 Pro system, occasionally restarts automatically. It is under normal operation, without any prompt, and the system automatically restarts! The system has just been ...
lingjian1026 Embedded System
About AGC circuit based on AD603
[i=s] This post was last edited by paulhyde on 2014-9-15 03:09 [/i] Because the 9854 has a strong attenuation in the high frequency area, I want to use AGC, but the typical AGC circuit of AD603 cannot...
kcookey Electronics Design Contest
[CN0175] Low-Cost, 8-Channel, Simultaneous Sampling Data Acquisition System with 84 dB SNR and Channel-to-Channel Matching
Circuit Function and BenefitsFor low cost, high channel count applications requiring wide dynamic range, the AD7607 8-channel integrated data acquisition system (DAS) with an on-chip 14-bit SAR ADC ca...
EEWORLD社区 ADI Reference Circuit
Help!! There is a problem with the waveform time-delay copy.
I would like to ask a tricky question. The code is to divide the CP input signal and output PCI1_CLK and PCI2_CLK. The interval time of the divided signal is that PCI2_CLK is a delayed copy of PCI1_CL...
yekeyaopei FPGA/CPLD
555 circuit (Protel simulation) video tutorial
[flash]http://player.youku.com/player.php/sid/XMjA3ODM0ODAw/v.swf[/flash]Share with you...
lilong8470 Analog electronics
Comprehensive error problem
I encountered the following problem when doing a design: there was no problem in the previous simulation, but the following error occurred during synthesis: cannot mix blocking and non blocking assign...
zhgshi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2497  51  1343  1106  1839  51  2  28  23  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号