EEWORLDEEWORLDEEWORLD

Part Number

Search

5962G9653401VXC

Description
D Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14
Categorylogic    logic   
File Size233KB,10 Pages
ManufacturerCobham Semiconductor Solutions
Download Datasheet Parametric View All

5962G9653401VXC Overview

D Flip-Flop, AC Series, 2-Func, Positive Edge Triggered, 1-Bit, Complementary Output, CMOS, CDFP14, BOTTOM BRAZED, CERAMIC, DFP-14

5962G9653401VXC Parametric

Parameter NameAttribute value
Parts packaging codeDFP
package instructionDFP,
Contacts14
Reach Compliance Codeunknown
ECCN code3A001.A.1.A
seriesAC
JESD-30 codeR-CDFP-F14
JESD-609 codee4
Logic integrated circuit typeD FLIP-FLOP
Number of digits1
Number of functions2
Number of terminals14
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output polarityCOMPLEMENTARY
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeDFP
Package shapeRECTANGULAR
Package formFLATPACK
propagation delay (tpd)21 ns
Certification statusNot Qualified
Filter levelMIL-PRF-38535 Class V
Maximum seat height2.921 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceGOLD
Terminal formFLAT
Terminal pitch1.27 mm
Terminal locationDUAL
total dose500k Rad(Si) V
Trigger typePOSITIVE EDGE
width6.2865 mm
Base Number Matches1
Standard Products
UT54ACS74/UT54ACTS74
Dual D Flip-Flops with Clear & Preset
Datasheet
November 2010
www.aeroflex.com/logic
FEATURES
1.2μ
CMOS
- Latchup immune
High speed
Low power consumption
Single 5 volt supply
Available QML Q or V processes
Flexible package
- 14-pin DIP
- 14-lead flatpack
UT54ACS74 - SMD 5962-96534
UT54ACTS74 - SMD 5962-96535
DESCRIPTION
The UT54ACS74 and the UT54ACTS74 contain two indepen-
dent D-type positive triggered flip-flops. A low level at the
Preset or Clear inputs sets or resets the outputs regardless of the
levels of the other inputs. When Preset and Clear are inactive
(high), data at the D input meeting the setup time requirement
is transferred to the outputs on the positive-going edge of the
clock pulse. Following the hold time interval, data at the D
input may be changed without affecting the levels at the outputs.
The devices are characterized over full military temperature
range of -55°C to +125°C.
FUNCTION TABLE
INPUTS
PRE
L
H
L
H
H
H
CLR
H
L
L
H
H
H
CLK
X
X
X
L
D
X
X
X
H
L
X
OUTPUT
Q
H
L
H
1
PINOUTS
14-Pin DIP
Top View
CLR1
D1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
CLR2
D2
CLK2
PRE2
Q2
Q2
14-Lead Flatpack
Top View
CLR1
D1
CLK1
PRE1
Q1
Q1
V
SS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
DD
CLR2
D2
CLK2
PRE2
Q2
Q2
LOGIC SYMBOL
PRE1
CLK1
D1
CLR1
PRE2
CLK2
D2
CLR2
(4)
(3)
(2)
(1)
(10)
(11)
(12)
(13)
(9)
(8)
Q2
Q2
S
C1
D1
R
(5)
(6)
Q1
Q1
Q
L
H
H
L
H
Q
o
1
H
L
Q
o
Note:
1. The output levels in this configuration are not guaranteed to meet the minimum
levels for V
OH
if the lows at preset and clear are near V
IL
maximum. In
addition, this configuration is nonstable; that is, it will not persist when either
preset or clear returns to its inactive (high) level.
Note:
1. Logic symbol in accordance with ANSI/IEEE standard 91-1984 and IEC
Publication 617-12.
1
I am currently a senior and have hit a wall in finding an internship. I am looking for help.
[i=s] This post was last edited by I don't understand on 2015-11-17 19:59 [/i] [size=3] I am a senior student majoring in automation at an ordinary second-tier university in Guangdong. I came to Shenz...
我不懂 Robotics Development
MSP430 Register Chinese Notes
[font=Tahoma, Helvetica, SimSun, sans-serif][size=4]MSP430 Register Chinese Annotation[/size][/font] [size=4][/size] [size=4] [/size] [size=4][/size]...
fish001 Microcontroller MCU
About the use of microcontroller pins in Keil
Today I want to use SM8952A to make a small program to read and write external EEPROM. It seems that the pins are not associated with the microcontroller. I defined them in the header file: #define SC...
9043075 Embedded System
EEWORLD University Hall----Programmable ASIC Design (Sichuan University)
Programmable ASIC Design (Sichuan University) : https://training.eeworld.com.cn/course/26680The course "Programmable ASIC Design" is a practical course for the development of field programmable gate a...
桂花蒸 FPGA/CPLD
How come the vias placed like this can't be connected?
I would like to ask for some guidance. 1. How can I make the line automatically go around the outside when connecting the vias placed like this? 2. I also want to ask, how can I make it show the conne...
落尘逐风 PCB Design
Please help me analyze this amplifier circuit. I am a novice and have not learned analog electronics well.
There is an induced AC electric field in front of C10. It would be best to analyze it using virtual break and virtual short circuit. Thank you very much....
15275185009 Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 966  2017  2741  590  2821  20  41  56  12  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号