5962-8945801EX datasheet, PDF - EEWORLD Datasheet

5962-8945801EX: DescriptionHCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-16; Categorylogic logic; File Size271KB，13 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

5962-8945801EX Overview

HCT SERIES, ASYN NEGATIVE EDGE TRIGGERED 14-BIT UP BINARY COUNTER, CDIP16, CERAMIC, DIP-16

Parameter Name	Attribute value
Parts packaging code	DIP
package instruction	DIP,
Contacts	16
Reach Compliance Code	compliant
Counting direction	UP
series	HCT
JESD-30 code	R-GDIP-T16
length	19.56 mm
Load capacitance (CL)	50 pF
Load/preset input	YES
Logic integrated circuit type	BINARY COUNTER
Operating mode	ASYNCHRONOUS
Number of digits	14
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
propagation delay (tpd)	60 ns
Certification status	Qualified
Filter level	MIL-STD-883
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Trigger type	NEGATIVE EDGE
width	7.62 mm
minfmax	16 MHz
Base Number Matches	1

Let's take a look at the project evaluation of AT91RM9200~?: Dedicated to embedded computing, providing embedded products, solutions and technical services. In today's society, the trend of electronicization and informatization continues to deepen in every micr...; 紫麓寒枭 Embedded System

LAYOUT Notes: Preparation before layout: 1 Check whether the snap point is set correctly. The snap point is 0.1 for 08 process, 0.05 for 06 process, and 0.025 for 05 process. 2 The cell name cannot start with a num...; eeleader FPGA/CPLD

【Qinheng Trial】Add SPI reference #2: 1. After completing the basic framework design, gradually increase the system to increase the call of system resources, this time increase SPI. 2. SPI requires 4 pins, SPI0 is used here, which occupie...; 北方 Domestic Chip Exchange

Can an expert help me write a 4-point or 1-point FFT program in Verilog?: I want to learn how to write some algorithms in Verilog, but I don't know where to start. Can an expert help me write a 4-point or 1-point FFT program in Verilog? Thanks!...; cyz1909 DSP and ARM Processors

Huaqing Yuanjian and senior experts from ARM jointly held a series of high-end technical lectures on national embedded system design based on ARM platform (Chengdu stop): Activity introduction: As the creator of the global RISC standard, ARM's dominant position in the field of embedded processors has long been recognized by everyone. Currently, more than 90% of embedde...; xwell ARM Technology

Detection of mV AM Signals at Input to Op Amp: :Cry: Can anyone provide a circuit for receiving weak AM signals? Not the kind of AM radio with an antenna....; zhaoyanfeng520 TI Technology Forum

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components