5962-9220302MRA datasheet, PDF

Datasheet> All Categories > logic> logic> 5962-9220302MRA

5962-9220302MRA: DescriptionCDIP-20, Tube; Categorylogic logic; File Size185KB，7 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

5962-9220302MRA Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	5962-9220302MRA	-	-	View	Buy Now

5962-9220302MRA Overview

CDIP-20, Tube

5962-9220302MRA Parametric

Parameter Name	Attribute value
Brand Name	Integrated Device Technology
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	CDIP
package instruction	DIP, DIP20,.3
Contacts	20
Manufacturer packaging code	CD20
Reach Compliance Code	not_compliant
ECCN code	EAR99
Control type	ENABLE LOW
series	FCT
JESD-30 code	R-GDIP-T20
JESD-609 code	e0
length	25.3365 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	BUS DRIVER
MaximumI(ol)	0.048 A
Humidity sensitivity level	1
Number of digits	4
Number of functions	2
Number of ports	2
Number of terminals	20
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Output characteristics	3-STATE
Output polarity	TRUE
Package body material	CERAMIC, GLASS-SEALED
encapsulated code	DIP
Encapsulate equivalent code	DIP20,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	240
power supply	5 V
Prop。Delay @ Nom-Sup	5.1 ns
propagation delay (tpd)	5.1 ns
Certification status	Qualified
Filter level	MIL-STD-883
Maximum seat height	5.08 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

IDT54/74FCT244T/AT/CT

FAST CMOS OCTAL BUFFER/LINE DRIVER

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

FAST CMOS OCTAL

BUFFER/LINE

DRIVER

FEATURES:

IDT54/74FCT244T/AT/CT

•

Std., A, and C grades

Low input and output leakage

≤

1µA (max.)

CMOS power levels

True TTL input and output compatibility:

– V

= 3.3V (typ.)

– V

= 0.3V (typ.)

High Drive outputs (-15mA I

, 64mA I

)

Meets or exceeds JEDEC standard 18 specifications

Military product compliant to MIL-STD-883, Class B and DESC

listed (dual marked)

Power off disable outputs permit "live insertion"

Available in the following packages:

– Industrial: SOIC, SSOP, QSOP, TSSOP

– Military: CERDIP, LCC

DESCRIPTION:

The IDT octal buffer/line driver is built using an advanced dual metal

CMOS technology. The FCT244T is designed to be employed as a memory

and address driver, clock driver, and bus-oriented transmitter/ receiver

which provides improved board density.

FUNCTIONAL BLOCK DIAGRAM

IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

DECEMBER 2016

DSC-5586/5

Recommended Resources

One of the anti-theft alarm circuits with warning wires

A low-priced high-quality amplifier suitable for students to make their own products

Long time timing control circuit (1)

Voltage doubler rectifier electronic ballast circuit diagram

SONY KV2184 power supply

Computer motherboard circuit diagram 820 1_30

Chapter 8 of "Design and Development of Embedded Systems Based on XILINX FPGA": Chapter 8 of "Design and Development of Embedded Systems Based on XILINX FPGA" With the development of microelectronics technology, the capacity of programmable gate arrays is getting larger and large...; phdwong FPGA/CPLD

Please help me look at the following code, I don't know what it means?? Thank you, it would be best if you can help comment: 为2410BOOTLODER中的一端代码ResetEntry;1)The code, which converts to Big-endian, should be in little endian code.;2)The following little endian code will be compiled in Big-Endian mode.;The code byte order sh...; minic168 Embedded System

Find the execution flow chart of this program: RS EQU P3.7 ;RS P3.7 RW EQU P3.6 ;R/W P3.6 E EQU P3.5 ;E P3.5 ORG 0000H AJMP INT ; ;=======================Module initialization==================================== INT: MOV P1,#01H ;Clear screen ACAL...; fengleigood Embedded System

Anti-electromagnetic interference: 1. Choose a microcontroller with low frequency: Choose a microcontroller with low external clock frequency can effectively reduce noise and improve the anti-interference ability of the system. For squ...; linda_xia Analog electronics

The problem of incorrect data received by MCU 485 circuit: I am a novice and I need some guidance. I am working on a MCU 485 communication circuit recently. I have tested that the MCU can send data without any problem. When it does not send data, the 485 enab...; 黎小宏 51mcu

atmega128 internal AD problem: I would like to ask about the usage of the internal AD of ATmega128. I have set all the registers, but found that AD is always converting and I cannot get the conversion end flag. Why is this? Below i...; haihao5722 Microchip MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components