ICS9150-04 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > ICS9150-04

Preview

ICS9150-04: DescriptionPentium Pro⑩ and SDRAM Frequency Generator; File Size451KB，19 Pages; ManufacturerICS ( IDT ); Websitehttp://www.icst.com

Download Datasheet Compare View All

ICS9150-04 Overview

Pentium Pro⑩ and SDRAM Frequency Generator

Preview

Download Datasheet

View All

Integrated

Circuit

Systems, Inc.

ICS9150-04

Pentium Pro™ and SDRAM Frequency Generator

General Description

The

ICS9150-04

generates all clocks required for high speed

RISC or CISC microprocessor systems such as Intel

PentiumPro or Cyrix. Eight different reference frequency

multiplying factors are selectable from 50 to 83.3MHz.

Features include five CPU, seven PCI and Sixteen SDRAM

clocks. One reference output is available equal to the crystal

frequency, plus three IOAPIC outputs powered by VDDL1.

One 48 MHz for USB is provided plus a 24 MHz. Spread

Spectrum built in up to ±1.5% modulation to reduce EMI.

Serial programming I

C interface allows changing functions,

stop clock programing and Frequency selection. Rise time

adjustment for VDD at 3.3V or 2.5V CPU. Additionally, the

device meets the Pentium power-up stabilization, which

requires that CPU and PCI clocks be stable within 2ms after

power-up.

High drive PCICLK and SDRAM outputs typically provide

greater than 1 V/ns slew rate into 30pF loads. CPUCLK outputs

typically provide better than 1V/ns slew rate into 20pF loads

while maintaining 50±5% duty cycle. The REF 24 and 48 MHz

and SDRAM 12, 13 clock outputs typically provide better

than 0.5V/ns slew rates.

Features

Generates five processor, six bus, one 14.31818MHz

(3.3V) three IOAPIC, 16 SDRAM clocks, 48MHz USB

clock and 24MHz Super I/O clock.

Synchronous clocks skew matched to 250 ps window

on CPUCLKs and 500ps window on PCICLKs

Skew from CPU (earlier) to PCI clock - 1 to 4ns, 2.6ns

nom.

Power Management Control Input pins when MODE

Low

VDD(1:4) - 3.3V ±10%

(inputs 5V tolerant w/series R )

VDDL(1:2) - 2.5V or 3.3V ±5%

C interface for programming stopclocks plus spread

spectrum options (±0.5% or ±1.5%, center spread or

down spread)

56-pin SSOP package

Pin Configuration

Block Diagram

56-Pin SSOP

Power Groups

Pentium is a trademark of Intel Corporation

C is a trademark of Philips Corporation.

VDD1 = REF, X1, X2

VDD2 = PCICLK_F, PCICLK(0:5)

VDD3 = SDRAM (0:15), supply for PLL core,

VDD4 = 48MHz, 24MHz

VDDL1 = IOAPIC (0:2)

VDDL2 = CPUCLK (0:4)

ICS reserves the right to make changes in the device data identified in this

publication without further notice. ICS advises its customers to obtain the latest

version of all device data to verify that any information being relied upon by the

customer is current and accurate.

9150-04 RevD 07/27/98

ICS9150-04 Related Products

	ICS9150-04	ICS9150F-04
Description	Pentium Pro⑩ and SDRAM Frequency Generator	Pentium Pro⑩ and SDRAM Frequency Generator

Recommended Resources

Filter composed of operational amplifier

Household power protector circuit

Dual 555 constitutes a 4h sequential timing circuit

Photodiode photosensitive bridge temperature control circuit

20W high-fidelity integrated power amplifier circuit diagram

50W off-line switching power supply

Performance indicators of power amplifiers: There are many performance indicators of power amplifiers, including output power, frequency response, distortion, signal-to-noise ratio, output impedance, damping coefficient, etc., among which outpu...; fish001 Analogue and Mixed Signal

The final finishing touches of the program, modifying the parameters can be saved to the EEPROM without pressing SET.. Very anxious: The problem and disadvantage now is that if you modify the parameters without pressing SET, the parameters will not be saved in the EEPROM if the power is suddenly cut off. It needs to be modified so ...; pyy1980 MCU

Can STM8STIME2 be used?: STM8S103K3uses timer 2,1. TIME2_CH2 is used for PWM output;2. TIME2_CH3 is used for pulse input capture.Is there any problem with this? ? ?Please give me some advice. . . . ....; wende stm32/stm8

Does STL take up a lot of memory?: Embedded platforms have limited memory. I wonder if STL will take up a lot of extra memory?...; 美丽的错误 Embedded System

Anyone who is willing to work on "Smart Home System" is welcome to sign up!!!: Now do a survey, if there are more than 10 people willing to do smart home system, we will start to do it, if not this design will be aborted. If you are willing, please post below, thank you.This inv...; zhaojun_xf DIY/Open Source Hardware

Convex Optimization User Guide: Convex optimization theory has been increasingly used in the DSP field in recent years, including time-frequency analysis, location tracking, filter design, signal waveform design, etc. Convex optimiz...; FYRS DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components