85727-202 datasheet, PDF - EEWORLD Datasheet

85727-202: DescriptionBoard Connector, 96 Contact(s), 4 Row(s), Male, Right Angle, Press Fit Terminal; CategoryThe connector The connector; File Size218KB，2 Pages; ManufacturerAmphenol; Websitehttp://www.amphenol.com/

Download Datasheet Parametric View All

85727-202 Overview

Board Connector, 96 Contact(s), 4 Row(s), Male, Right Angle, Press Fit Terminal

Parameter Name	Attribute value
Maker	Amphenol
Reach Compliance Code	compliant
Connector type	BOARD CONNECTOR
Contact point gender	MALE
DIN compliance	NO
Filter function	NO
IEC compliance	NO
MIL compliance	NO
Manufacturer's serial number	85727
Mixed contacts	NO
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of rows loaded	4
Options	GENERAL PURPOSE
Terminal pitch	2 mm
Termination type	PRESS FIT
Total number of contacts	96
UL Flammability Code	94V-0

Scale Multiplier: We implemented the proportional multiplier in VHDL design based on its working principle. The functions it completes are: ST is the chip select signal. When ST is valid, the output terminal Q will out...; aichangfeng FPGA/CPLD

Ask a question about DSP and ARM communication: I want to make a DSP for image processing and an ARM for control. The DSP chip is TI's VC5402 and the ARM is 2410. I checked the information and found that the two communicate through HPI, and some co...; justsee ARM Technology

A NOVEL BROADBAND DOUBLE BALANCED MIXER FOR THE 18-40 GHZ R: Double balanced mixers have been con techniques** which permit easy integraructed in the 18-40 GHz range, utilizing unique planar transmission line techniques** which permit easy integration of the mi...; JasonYoo Test/Measurement

How do I input an external clock signal into CC2530?: I plan to remove the original 32M crystal oscillator of CC2530 and use FPGA to generate a new 32M clock signal as the crystal oscillator. I want to use a coaxial cable to connect FPGA and CC2530. How ...; 读书运动少上网 RF/Wirelessly

Programming suggestions: The following items are some suggestions for a steady and successful design: Naming style: 1. Do not use keywords as signal names; 2. Do not use the VERILOG keyword as a signal name in ; 3. Name the s...; eeleader FPGA/CPLD

Can anyone help explain these lines of the makefile?: Excerpted from: C:\WINCE500\PUBLIC\SHELL\CESYSGEN\makefile ==================================== ========================== # # explorer resources # explorer:: 0409_base_resources !if "$(SYSGEN_QVGAP)"...; diangongjichu Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components