EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

54ACTQ541LMQB

Description
IC ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20, Bus Driver/Transceiver
Categorylogic    logic   
File Size23KB,7 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

54ACTQ541LMQB Overview

IC ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20, Bus Driver/Transceiver

54ACTQ541LMQB Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
package instructionQCCN, LCC20,.35SQ
Reach Compliance Codeunknown
Other featuresWITH DUAL OUTPUT ENABLE
Control typeENABLE LOW
seriesACT
JESD-30 codeS-CQCC-N20
JESD-609 codee0
length8.89 mm
Load capacitance (CL)50 pF
Logic integrated circuit typeBUS DRIVER
MaximumI(ol)0.024 A
Number of digits8
Number of functions1
Number of ports2
Number of terminals20
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Output characteristics3-STATE
Output polarityTRUE
Package body materialCERAMIC, METAL-SEALED COFIRED
encapsulated codeQCCN
Encapsulate equivalent codeLCC20,.35SQ
Package shapeSQUARE
Package formCHIP CARRIER
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply5 V
Prop。Delay @ Nom-Sup9 ns
propagation delay (tpd)9 ns
Certification statusNot Qualified
Filter levelMIL-STD-883 Class B
Maximum seat height1.905 mm
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelMILITARY
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formNO LEAD
Terminal pitch1.27 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width8.89 mm
Base Number Matches1

54ACTQ541LMQB Related Products

54ACTQ541LMQB 54ACTQ541DMQB 54ACTQ541FMQB
Description IC ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CQCC20, Bus Driver/Transceiver IC ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDIP20, Bus Driver/Transceiver IC ACT SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20, Bus Driver/Transceiver
Is it Rohs certified? incompatible incompatible incompatible
Reach Compliance Code unknown unknown unknown
Other features WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE WITH DUAL OUTPUT ENABLE
Control type ENABLE LOW ENABLE LOW ENABLE LOW
series ACT ACT ACT
JESD-30 code S-CQCC-N20 R-GDIP-T20 R-GDFP-F20
JESD-609 code e0 e0 e0
Load capacitance (CL) 50 pF 50 pF 50 pF
Logic integrated circuit type BUS DRIVER BUS DRIVER BUS DRIVER
MaximumI(ol) 0.024 A 0.024 A 0.024 A
Number of digits 8 8 8
Number of functions 1 1 1
Number of ports 2 2 2
Number of terminals 20 20 20
Maximum operating temperature 125 °C 125 °C 125 °C
Minimum operating temperature -55 °C -55 °C -55 °C
Output characteristics 3-STATE 3-STATE 3-STATE
Output polarity TRUE TRUE TRUE
Package body material CERAMIC, METAL-SEALED COFIRED CERAMIC, GLASS-SEALED CERAMIC, GLASS-SEALED
encapsulated code QCCN DIP DFP
Encapsulate equivalent code LCC20,.35SQ DIP20,.3 FL20,.3
Package shape SQUARE RECTANGULAR RECTANGULAR
Package form CHIP CARRIER IN-LINE FLATPACK
Peak Reflow Temperature (Celsius) NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
power supply 5 V 5 V 5 V
Prop。Delay @ Nom-Sup 9 ns 9 ns 9 ns
propagation delay (tpd) 9 ns 9 ns 9 ns
Certification status Not Qualified Not Qualified Not Qualified
Filter level MIL-STD-883 Class B MIL-STD-883 Class B MIL-STD-883 Class B
Maximum seat height 1.905 mm 5.08 mm 2.286 mm
Maximum supply voltage (Vsup) 5.5 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 4.5 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V
surface mount YES NO YES
technology CMOS CMOS CMOS
Temperature level MILITARY MILITARY MILITARY
Terminal surface Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal form NO LEAD THROUGH-HOLE FLAT
Terminal pitch 1.27 mm 2.54 mm 1.27 mm
Terminal location QUAD DUAL DUAL
Maximum time at peak reflow temperature NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
width 8.89 mm 7.62 mm 6.731 mm
Base Number Matches 1 1 1
package instruction QCCN, LCC20,.35SQ - DFP, FL20,.3
length 8.89 mm 24.51 mm -
A complete collection of commonly used materials for FPGA design
[i=s]This post was last edited by paulhyde on 2014-9-15 09:00[/i] Everyone, please take a look. . . ....
dgqbt Electronics Design Contest
It's fate
I am studying electromechanical engineering. I want a graduation project on serial communication design and analysis between PCs. I wonder if there is one. If there is, please help me. Thank you for y...
lbxz520 MCU
WinCE 5.0 power consumption problem
How much current does your system consume when it is working normally? Please briefly describe your hardware configuration and how to reduce power consumption~! How much current does it consume in idl...
holiday Embedded System
Problems with SMS modem data transmission
When sending data, if the modem has just been powered on, the first transmission is always unsuccessful, but the second transmission is successful. I would like to know the reason and solution. Thank ...
肯清 Embedded System
ALTERA FPGA-based low-latency QDR2 RAM controller solution
QDR2 RAM is a special structure of SRAM. Its read and write ports are separated and there are two sets of read and write data buses. The address is shared by read and write. For QDR2 RAM with a burst ...
dai189 ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1578  2621  1521  1648  2168  32  53  31  34  44 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号