EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT54FCT16H501CTPA

Description
FAST CMOS 18-BIT REGISTERED TRANSCEIVER
File Size91KB,9 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

IDT54FCT16H501CTPA Overview

FAST CMOS 18-BIT REGISTERED TRANSCEIVER

FAST CMOS
18-BIT REGISTERED
TRANSCEIVER
Integrated Device Technology, Inc.
IDT54/74FCT16501AT/CT/ET
IDT54/74FCT162501AT/CT/ET
IDT54/74FCT162H501AT/CT/ET
CMOS technology. These high-speed, low-power 18-bit reg-
istered bus transceivers combine D-type latches and D-type
• Common features:
flip-flops to allow data flow in transparent, latched and clocked
– 0.5 MICRON CMOS Technology
modes. Data flow in each direction is controlled by output-
– High-speed, low-power CMOS replacement for
enable (OEAB and
OEBA
), latch enable (LEAB and LEBA)
ABT functions
and clock (CLKAB and CLKBA) inputs. For A-to-B data flow,
Typical t
SK
(o) (Output Skew) < 250ps
the device operates in transparent mode when LEAB is HIGH.
– Low input and output leakage
1µA (max.)
When LEAB is LOW, the A data is latched if CLKAB is held at
– ESD > 2000V per MIL-STD-883, Method 3015;
a HIGH or LOW logic level. If LEAB is LOW, the A bus data
> 200V using machine model (C = 200pF, R = 0)
is stored in the latch/flip-flop on the LOW-to-HIGH transition of
– Packages include 25 mil pitch SSOP, 19.6 mil pitch
TSSOP, 15.7 mil pitch TVSOP and 25 mil pitch Cerpack CLKAB. OEAB is the output enable for the B port. Data flow
from the B port to the A port is similar but requires using
OEBA
,
– Extended commercial range of -40°C to +85°C
LEBA and CLKBA. Flow-through organization of signal pins
• Features for FCT16501AT/CT/ET:
simplifies layout. All inputs are designed with hysteresis for
– High drive outputs (-32mA I
OH
, 64mA I
OL
)
improved noise margin.
– Power off disable outputs permit “live insertion”
The FCT16501AT/CT/ET are ideally suited for driving
– Typical V
OLP
(Output Ground Bounce) < 1.0V at
high-capacitance loads and low-impedance backplanes. The
V
CC
= 5V, T
A
= 25°C
output buffers are designed with power off disable capability
• Features for FCT162501AT/CT/ET:
to allow "live insertion" of boards when used as backplane
– Balanced Output Drivers:
±24mA
(commercial),
drivers.
±16mA
(military)
The FCT162501AT/CT/ET have balanced output drive
– Reduced system switching noise
with current limiting resistors. This offers low ground bounce,
– Typical V
OLP
(Output Ground Bounce) < 0.6V at
minimal undershoot, and controlled output fall times–reducing
V
CC
= 5V,T
A
= 25°C
the need for external series terminating resistors. The
• Features for FCT162H501AT/CT/ET:
FCT162501AT/CT/ET are plug-in replacements for the
– Bus Hold retains last active bus state during 3-state
FCT16501AT/CT/ET and ABT16501 for on-board bus inter-
– Eliminates the need for external pull up resistors
face applications.
The FCT162H501AT/CT/ET have "Bus Hold" which re-
DESCRIPTION:
tains the input's last state whenever the input goes to high
The FCT16501AT/CT/ET and FCT162501AT/CT/ET 18- impedance. This prevents "floating" inputs and eliminates the
bit registered transceivers are built using advanced dual metal need for pull-up/down resistors.
FEATURES:
FUNCTIONAL BLOCK DIAGRAM
OEAB
CLKBA
LEBA
OEBA
CLKAB
LEAB
C
A
1
D
C
B
1
D
C
D
C
D
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
TO 17 OTHER CHANNELS
2547 drw 01
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996
Integrated Device Technology, Inc.
AUGUST 1996
DSC-2547/8
5.10
1
Do you really need to know the controller startup process?
[size=4][b]There are many processor (controller) architecture types on the market, such as x86, MIPS, ARM, PowerPC... It seems that the startup process of ARM architecture processors is discussed more...
ljj3166 Talking
Share your experience + stm32f0
Some recent changes have completely disrupted my rhythm. Not long after I woke up in the morning, I suddenly received a call from Sasha saying that beautiful women have beautiful voices. I wonder if a...
辛昕 stm32/stm8
I'm having trouble with EVC4.2, please help me solve the "unrecoverable processor error"
I used PB4.2 to build a platform, exported the SDK, and installed it. Entered EVC4.2, created a new MFC exe, selected my SDK, clicked compile, compiled successfully, and then the emulator window appea...
gtongy Embedded System
370 yuan to buy an AM3359 start kit
If you have any, please contact me. I have a small project that needs to use it recently. Contact QQ 2638823746. The hardware must not be modified. It doesn't matter if there are no accessories. A sin...
2638823746 Buy&Sell
Countdown to a limited time offer, buy a TI DLP LightCrafter display evaluation module and enjoy $200 off! ...
Buy TI DLP LightCrafter display evaluation module now and enjoy $200 off~~~{:1_102:}{:1_102:}{:1_102:}Get $200 off now!Get $200 off now!Get $200 off now!Important things should be said three times!!!G...
EEWORLD社区 TI Technology Forum
This is a simulation program (HDL) in my data acquisition project for everyone to learn
`timescale 1ns/1ns module ypc_collect_tb(); parameter CLK50M_T=20; parameter DATAWIDTH = 128; parameter FIFORDWN = 8; //fifo readable data number width parameter DMADATLEN = FIFORDWN; //DMA single tra...
yupc123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2532  1534  948  2298  2886  51  31  20  47  59 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号