EEWORLDEEWORLDEEWORLD

Part Number

Search

39861-0216

Description
Modular Terminal Block, 15A, 2.5mm2, 1 Row(s), 1 Deck(s)
CategoryThe connector    terminals   
File Size59KB,1 Pages
ManufacturerMolex
Websitehttps://www.molex.com/molex/home
Download Datasheet Parametric View All

39861-0216 Overview

Modular Terminal Block, 15A, 2.5mm2, 1 Row(s), 1 Deck(s)

39861-0216 Parametric

Parameter NameAttribute value
MakerMolex
Reach Compliance Codeunknown
ECCN codeEAR99
Other featuresPOLYAMIDE, 94V-0
Fastening methodSCREW
Manufacturer's serial number39861
Installation typeCABLE
Number of layers1
Rows1
Number of channels16
Rated current15 A
Rated voltage300 V
safety certificateUL; CSA
Terminal and terminal strip typesMODULAR TERMINAL BLOCK
Conductor cross section2.5 mm2
Wire gauge12 AWG
Base Number Matches1
[Project Source Code] FPGA-based 10-channel logic analyzer - 74 pages of excellent project tutorials
This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...
小梅哥 FPGA/CPLD
Help, what kind of solar panel should I use for a water pump with a nominal DC 3.5~9V and a power of 1~3W?
As the title says, I am a novice and I cannot push the water pump with a 6V180mA solar panel under the sun. Please help me. The water pump should be rated at 3.5~9V DC, 1~3W power, USB interface. Comp...
airzhanying Power technology
How to use URAT in G2553
How to use URAT of G2553? Why can't I use the routine program provided by CCS to receive the serial port?...
d4824662 Microcontroller MCU
TS8900-M149 (430 minimum system board data) development board circuit diagram
[i=s] This post was last edited by fish001 on 2018-3-10 22:39 [/i] [align=left][size=4]TS8900-M149 (430 minimum system board data) development board circuit diagram [/size][/align][align=left][size=4]...
fish001 Microcontroller MCU
【Low Power】Complete FPGA Learning Materials
FPGA implementation of 800Mbps quasi-cyclic LDPC code encoderFPGA design and implementation of CCSDS satellite-borne image compression moduleResearch on speech recognition system based on FPGA and Nio...
dream_byxiaoyu FPGA/CPLD
Transformer coupled push-pull power amplifier circuit
[backcolor=white][size=4][color=#000000]1. Circuit Characteristics[/color][/size][/backcolor] [backcolor=white][size=4][color=#000000]The transformer coupled push-pull power amplifier circuit is shown...
Aguilera Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1067  471  958  2136  2206  22  10  20  44  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号