530FB622M080BGR datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 530FB622M080BGR

530FB622M080BGR: DescriptionLVDS Output Clock Oscillator, 622.08MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; CategoryPassive components oscillator; File Size171KB，10 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB622M080BGR Overview

LVDS Output Clock Oscillator, 622.08MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB622M080BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	622.08 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	177.8mm x 127.0mm x 41.91mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R E L I M I N A R Y

A TA

H E E T

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 6.

Applications

SONET/SDH

Networking

SD/HD video

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 5.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK+

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL®

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Preliminary Rev. 0.4 5/06

Si530/531

This information applies to a product under development. Its characteristics and specifications are subject to change without notice.

Recommended Resources

Car battery charging circuit diagram

AD574 is used in 8031 system

Household electric heating temperature control circuit

Fully automatic two-stage constant current charger

Multi-level display water level control circuit

Circuit diagram of cleverly using LB1413 as an electronic thermometer

What are the advantages of AVR microcontrollers?: Selected from the AVR seminar speech outline! Shuanglong Lao Geng (1) Why choose AVR microcontroller? Flash program memory can be erased and written more than 1,000 times, and no scrapped products wil...; 程序天使 Microchip MCU

DSP loads files from external memory: [align=left][color=rgb(0, 0, 0)][font=Verdana, Geneva, Arial, Helvetica, sans-serif][size=13px]The code is as follows: [/size][/font][/color][/align][align=left][color=rgb(0, 0, 0)][font=Verdana, Gene...; 灞波儿奔 DSP and ARM Processors

Can wireshark capture data packets sent from one machine to another?: I heard it is possible, does anyone know how to set it up? Thanks a lot....; liuchangjun1981 Embedded System

Question + MSP430 SPI or UART speed: Could you please explain this speed in simple terms?...; led2015 Embedded System

The prizes for the first wave of LC measurement tools from 51DIY have been received: I have received the gift, it is quite exquisite, thank you to the administrator, it is a pity that I don’t have a camera, otherwise I would take a photo and upload it:)...; zjjone1023 Talking

Seeking the connection solution between this LCD and industrial control board: 22. P13 23. P14 24. P15 25. P16 26. P17 27. P18 28. P19 29. P20 30. P21 31. P22 32. P23 33. P24 34. P25 35. P26 36. P27 37. P28 38. P29 39. P30 40. P31 41. P32 42. P33 43. 34. GND 35. SHF CLK 36. FLM ...; 冬冬瓜 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components