EEWORLDEEWORLDEEWORLD

Part Number

Search

VTB1-2AO

Description
Miniature TCXOs
File Size141KB,2 Pages
ManufacturerETC
Download Datasheet Compare View All

VTB1-2AO Overview

Miniature TCXOs

VTB1 Miniature TCXOs
Featuring
l
l
l
l
l
l
+3.0 or 5.0 Vdc Option
HCMOS/TTL compatible
Low Cost
Voltage Tune Option
Low Profile Surface
Mount
Reflowable
Frequency Range
Stability Options
1 to 40 MHz
1
= ±1.0 PPM 0°C to +50°C
2
= ±2.5 PPM -30°C to +70°C
3
= ±3.5 PPM -30°C to +70°C
4
= ±5.0 PPM -40°C to +85°C
<±0.3 PPM vs B+ ±5%
<1.0 PPM/year at +40°C dynamic
Stability vs Supply
Aging (Typical)
Input Voltage & Current A
= +5.0 Vdc ±5% <20 mA
B
= +3.0 Vdc ±5% <20 mA
Output
Load
Mechanical Trim
Trim Options
Logic 1 = 90% of VCC minimum
Logic 0 = 10% of VCC maximum
2 HCMOS or 2 TTL minimum
±3.0 PPM Minimum
0
= Mechanical Trim
1
= ±5.0 PPM minimum Voltage
Control
& Mechanical trimmer
VTB1-2AO 10.0 MHz
2
= +2.5 PPM
A
= +5.0 Vdc
0
= Mechanical trim adjust
We welcome your custom requests and will issue a custom part
number for items that are not listed.
Typical P/N

VTB1-2AO Related Products

VTB1-2AO VTB1
Description Miniature TCXOs Miniature TCXOs

Recommended Resources

The problem with the current limiting overcurrent protection circuit is driving me crazy. Help me!
Can anyone tell me why u0 does not change at the beginning but becomes zero at the end?...
bin123186 Analog electronics
MEMS Technology Overview
MEMS Technology Overview...
lorant FPGA/CPLD
Workplace life insights
[align=left]Whether you are successful in your career is not the most important thing. The key is to do the right thing with the right attitude and do it well. Perhaps my classic workplace life experi...
绿茶 Talking about work
Learning Analog + ADC Nonlinearity
[i=s]This post was last edited by dontium on 2015-1-23 11:42[/i] I used an ADC built into an MCU a few days ago, which is nominally a 16-bit SAR ADC. I encountered many problems during use. The techni...
azhiking Analogue and Mixed Signal
Renesas China Forum
On the morning of December 2, Aniu went to the Wanda Sofitel Hotel in Beijing to attend the Renesas China Forum. In the afternoon, he attended the Renesas Electronics V850ES/JX3-L Learning Kit Experie...
jameswangsynnex Test/Measurement
Ask a question about Cadence transient simulation
The circuit is written in Verilog A, which is an ideal 14-bit ADC connected to an ideal 14-bit DAC. The clk frequency is 50MHz, and the input sin source frequency is 8.337402MHz. The simulation time i...
eeleader-mcu FPGA/CPLD

Popular Articles

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1100  1654  1480  2315  1618  23  34  30  47  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号