EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT54FCT273CSO

Description
FAST CMOS OCTAL FLIP-FLOP WITH MASTER RESET
File Size41KB,7 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

IDT54FCT273CSO Overview

FAST CMOS OCTAL FLIP-FLOP WITH MASTER RESET

®
FAST CMOS
OCTAL FLIP-FLOP
WITH MASTER RESET
DESCRIPTION:
IDT54/74FCT273
IDT54/74FCT273A
IDT54/74FCT273C
Integrated Device Technology, Inc.
FEATURES:
IDT54/74FCT273 equivalent to FAST™ speed;
IDT54/74FCT273A 45% faster than FAST
IDT54/74FCT273C 55% faster than FAST
Equivalent to FAST output drive over full temperature
and voltage supply extremes
I
OL
= 48mA (commercial) and 32mA (military)
CMOS power levels (1mW typ. static)
TTL input and output level compatible
CMOS output level compatible
Substantially lower input current levels than FAST
(5µA max.)
Octal D flip-flop with Master Reset
JEDEC standard pinout for DIP and LCC
Product available in Radiation Tolerant and Radiation
Enhanced versions
Military product compliant to MIL-STD-883, Class B
The IDT54/74FCT273/A/C are octal D flip-flops built using
an advanced dual metal CMOS technology. The IDT54/
74FCT273/A/C have eight edge-triggered D-type flip-flops
with individual D inputs and O outputs. The common buffered
Clock (CP) and Master Reset ( ) inputs load and reset
(clear) all flip-flops simultaneously.
The register is fully edge-triggered. The state of each D
input, one set-up time before the LOW-to-HIGH clock
transition, is transferred to the corresponding flip-flop’s O
output.
All outputs will be forced LOW independently of Clock or
Data inputs by a LOW voltage level on the
input. The
device is useful for applications where the true output only is
required and the Clock and Master Reset are common to all
storage elements.
MR
MR
FUNCTIONAL BLOCK DIAGRAM
D
0
CP
D
CP
R
D
MR
O
0
O
1
O
2
O
3
O
4
O
5
O
6
O
7
2558 drw 01
D
1
D
2
D
3
D
4
D
5
D
6
D
7
Q
D
CP
Q
R
D
D
CP
Q
R
D
D
CP
Q
R
D
D
CP
Q
R
D
D
CP
Q
R
D
D
CP
Q
R
D
D
CP
Q
R
D
PIN CONFIGURATIONS
D
0
O
0
MR
Vcc
O
7
3 2
4
5
6
7
8
O
3
GND
CP
O
4
D
4
MR
O
0
D
0
D
1
O
1
O
2
D
2
D
3
O
3
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
P20-1
D20-1
SO20-2
&
E20-1
17
16
15
14
13
12
11
Vcc
O
7
D
7
D
6
O
6
O
5
D
5
D
4
O
4
CP
INDEX
D
1
O
1
O
2
D
2
D
3
L20-2
20 19
18
1
17
16
15
14
9 10 11 12 13
D
7
D
6
O
6
O
5
D
5
2558 drw 02
DIP/SOIC/CERPACK
TOP VIEW
LCC
TOP VIEW
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
FAST is a registered trademark of National Semiconductor Co.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1992
Integrated Device Technology, Inc.
MAY 1992
DSC-4609/2
7.10
1
FPGA implementation of PCIe bus DMA design.pdf
FPGA implementation of PCIe bus DMA design.pdf...
zxopenljx FPGA/CPLD
DM648 FVID_exchange failed
[font=微软雅黑]This is the case. I designed the DM648 image processing system myself. The codec solution is TVP5150*2 and SAA7121. The driver of the codec chip is modified based on the original DM642 supp...
xiaomianzhou DSP and ARM Processors
Maxim Wireless/RF Power Amplifier Selection Guide
This article summarizes Maxim's radio frequency (RF) power amplifiers (PAs) for cellular, PCS, 802.11b, cordless phones, and Bluetooth applications. A comparison table of operating voltage, supply cur...
JasonYoo RF/Wirelessly
I want to ask about the display style of the code file when I open the ZigBee program with IAR and select different configurations in the Workspace.
I want to ask how to open the ZigBee program with IAR. In the Workspace, when I select different configurations, the code file display style is different, as shown in the figure below. How is this don...
coyote803 RF/Wirelessly
[TI recommended course] #SimpleLink?Wi-Fi?CC3120 project introduction#
//training.eeworld.com.cn/TI/show/course/5000...
sylar^z TI Technology Forum
What is STVD doing when it is turned off?
I have used STVD on several computers. Whenever I turned it off after using it for a few hours, it would take several minutes forthe CPU to reach 100%.I tested it this morning and it took 6 minutes. W...
happepipi stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 461  250  751  2489  1849  10  6  16  51  38 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号