EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDF62F-150N-640.000

Description
LVDS Output Clock Oscillator, 640MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size121KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GDF62F-150N-640.000 Overview

LVDS Output Clock Oscillator, 640MHz Nom, SMD, 6 PIN

3GDF62F-150N-640.000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency640 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load50 OHM
physical size11.4mm x 9.6mm x 2.5mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
11.4 x 9.6 x 2.5mm SMD VCXO
Frequency range 38MHz to 640MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
GDF62 LVDS VCXO
38.0MHz to 640.0MHz
OUTLINE & DIMENSIONS
DESCRIPTION
GDF62 VCXOs are LVDS output VCXOs packaged in 6 pad 11.4 x 9.6
x 2.5mm SMD. Typical phase jitter for GDF series VCXOs is 0.4 ps.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption
38 to 100MHz:
100.01 to 320MHz:
320.01 to 640MHz:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
38.0MHz to 640.0MHz
3.3 VDC ±5%
LVDS
3.0ps typical
20.0ps typical, 30.0ps maximum
0.4ps typical, 5.0ps maximum
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
10ms maximum, 5ms typical
65mA max.
80mA max.
90mA max.
2kV maximum
-55° to +150°C
±2ppm per year maximum
Fully compliant
PHASE NOISE
Offset:
10Hz 100Hz
dBc/Hz:
-62
-92
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad Output Status
Status
Not connected LVDS and Complimentary LVDS enabled
Below 0.3Vdd Both outputs are disabled (high impedance)
Both outputs are enabled
Above 0.7Vdd
PART NUMBERING
Example:
1kHz
-120
10kHz
-132
100kHz 1MHz 10MHz
-128
-140
-150
3 GDF62 B-80N-60.000
Supply Voltage
3 = +3.3V
Series Designator
GDF62
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
There are signals in D1-D5 of ICL7135, but no signals in BCD8421. What is the reason?
There are signals in D1-D5 of ICL7135, but no signals in BCD8421. What is the reason?...
飞育传 Embedded System
51 MCU interrupt priority problem
After experiments, I found that an interrupt with a high interrupt priority can interrupt an interrupt with a low interrupt priority. However, at the same level, an interrupt with a high natural prior...
woshiyigeren Embedded System
Sometimes the text messages sent by DTU are garbled
When I send text messages using the DTU AT command, sometimes I receive garbled text, and sometimes I don't receive any text messages. What's the problem? [[i] This post was last edited by navigat on ...
navigat RF/Wirelessly
Why can't the program under vc connect to the lib compiled by ddk?
There are several folders under filespy, which are lib, usr, and user. The programs must be linked to lib files, but they are all compiled under ddk. Now I want to change user to compile with VC, but ...
shizibaihe Embedded System
Cyclone V Development Board Trial Notes 2 DDR3 Soft-core and Hard-core Controllers
In the first trial post, I talked about the advantages of [font=Calibri]Cyclone V[/font] from a macro perspective. In the following posts, I will introduce the use of [font=Calibri]Cyclone V[/font] de...
guoyuboy FPGA/CPLD
ARM learning materials and
ARM learning materials set and, feel useful...
369761094 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1901  2679  200  47  198  39  54  5  1  4 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号