EEWORLDEEWORLDEEWORLD

Part Number

Search

3GV8B-30T-FREQ

Description
LVCMOS Output Clock Oscillator, 50.01MHz Min, 200MHz Max, ROHS COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size86KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GV8B-30T-FREQ Overview

LVCMOS Output Clock Oscillator, 50.01MHz Min, 200MHz Max, ROHS COMPLIANT, DIP-8/4

3GV8B-30T-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Maximum control voltage1.85 V
Minimum control voltage1.45 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate30 ppm
frequency stability50%
linearity10%
Installation featuresTHROUGH HOLE MOUNT
Maximum operating frequency200 MHz
Minimum operating frequency50.01 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVCMOS
Output load15 pF
physical size12.8mm x 12.8mm x 5.08mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 50.01MHz to 200MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental mode crystal
Low jitter multiplier circuit
Low unit cost
GV8 VCXO
50.01MHz ~ 200.0MHz
DESCRIPTION
GV8 VCXOs, are packaged in an industry-standard, 8 pin Dual in Line
package. The VCXO incorporates a high Q fundamental mode crystal
and a low jitter multiplier circuit.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
RoHS Status:
50.01MHz to 200.0MHz
3.3 VDC ±5%
LVCMOS
2.3ps typical, 4.0ps maximum
(for 155.250MHz)
4.0ps typical (for 155.250MHz)
27.0ps typical (for 155.250MHz)
See table below
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
From ±30ppm to ±150ppm
See table
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
1.2ns typical (15pF load)
25mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
2 MW minimum
Monotonic and Positive. (An
increase of control voltage
always increases output
frequency.)
-50° to +100°C
±5ppm per year maximum
Not available (4
pad package)
Fully compliant
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-65dBc/Hz
-95dBc/Hz
-120dBc/Hz
-128dBc/Hz
-122dBc/Hz
-120dBc/Hz
-140dBc/Hz
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
PART NUMBERING
Example:
3GV8B-80N-156.25
Supply Voltage
3 = +3.3V
Series Designator
GV8
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Some questions about latch in Verilog language synthesis?
1: If a variable is not assigned a value in each branch of the IF statement, a latch will be generated. If a latch is generated in an IF statement, it is best not to use arithmetic operations in the I...
eeleader FPGA/CPLD
Use of Tantalum Capacitors in LM1117 Circuit
[p=28, null, left][color=rgb(0, 0, 0)]Circuit design requirements: Get 3.3V and 2.5V from 5V input[/color][/p][p=28, null, left][color=rgb(0, 0, 0)]Circuit diagram:[/color][/p][p=28, null, left][color...
qwqwqw2088 Analogue and Mixed Signal
LCD screen flickering problem
Is my LCD screen flickering due to a parameter setting problem? I heard it is the line frequency parameter. In which file of wince is this set?...
kadina2050 Embedded System
In interrupt mode, in the driver of ARM (embedded Linux) reading dual-port RAM, reading RAM can only be in a blocked state, and can only be awakened by an interrupt. Is it the only way?
In interrupt mode, in the driver of ARM (embedded Linux) reading dual-port RAM, reading RAM can only be in a blocked state, and can only be awakened when an interrupt comes. Is it the only way? It can...
majuncheng Linux and Android
Ultra-low power Bluetooth controlled, cost-effective, dimmable smart lighting solution
The Internet of Things is growing rapidly. In its sub-sectors, smart home and building automation applications, smart lighting plays a vital role in achieving energy conservation and power saving, red...
Aguilera RF/Wirelessly
Can the 430G2553 external crystal oscillator be used for phase-locked loop frequency multiplication? How to do it?
Can the external crystal oscillator of 430G2553 be phase-locked loop frequency multiplied? How to do it! ! The external clock is too slow, and the internal one is not accurate, so the precise timing c...
xiaohengyan Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2012  665  2915  661  2801  41  14  59  57  55 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号