EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT54FCT825ATQB

Description
HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS
File Size116KB,9 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet View All

IDT54FCT825ATQB Overview

HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS

IDT54/74FCT821AT/BT/CT, 823/825AT/BT/CT/DT
HIGH-PERFORMANCE CMOS BUS INTERFACE REGISTERS
MILITARY AND COMMERCIAL TEMPERATURE RANGES
HIGH-PERFORMANCE
CMOS BUS
INTERFACE REGISTERS
Integrated Device Technology, Inc.
IDT54/74FCT821AT/BT/CT
IDT54/74FCT823AT/BT/CT/DT
IDT54/74FCT825AT/BT/CT
FEATURES:
• Common features:
– Low input and output leakage
≤1µA
(max.)
– CMOS power levels
– True TTL input and output compatibility
– V
OH
= 3.3V (typ.)
– V
OL
= 0.3V (typ.)
– Meets or exceeds JEDEC standard 18 specifications
– Product available in Radiation Tolerant and Radiation
Enhanced versions
– Military product compliant to MIL-STD-883, Class B
and DESC listed (dual marked)
– Available in DIP, SOIC, SSOP, QSOP, CERPACK
and LCC packages
• Features for FCT821T/FCT823T/FCT825T:
– A, B, C and D speed grades
– High drive outputs (-15mA I
OH
, 48mA I
OL
)
– Power off disable outputs permit “live insertion”
DESCRIPTION:
The FCT82xT series is built using an advanced dual metal
CMOS technology. The FCT82xT series bus interface regis-
ters are designed to eliminate the extra packages required to
buffer existing registers and provide extra data width for wider
address/data paths or buses carrying parity. The FCT821T
are buffered, 10-bit wide versions of the popular FCT374T
function. The FCT823T are 9-bit wide buffered registers with
Clock Enable (
EN
) and Clear (
CLR
) – ideal for parity bus
interfacing in high-performance microprogrammed systems.
The FCT825T are 8-bit buffered registers with all the FCT823T
controls plus multiple enables (
OE
1,
OE
2,
OE
3) to allow multi-
user control of the interface, e.g.,
CS
, DMA and RD/
WR
. They
are ideal for use as an output port requiring high I
OL
/I
OH
.
The FCT82xT high-performance interface family can drive
large capacitive loads, while providing low-capacitance bus
loading at both inputs and outputs. All inputs have clamp
diodes and all outputs are designed for low-capacitance bus
loading in high-impedance state.
FUNCTIONAL BLOCK DIAGRAM
D
0
EN
D
N
CLR
D
CL
Q
D
CL
Q
CP Q
CP Q
CP
OE
Y
0
Y
N
2567 drw 01
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1995
Integrated Device Technology, Inc
AUGUST 1995
DSC-4202/5
6.21
6.21
1
1
Serial port interrupt cannot be entered, urgent?
I use 72324, external 4MHz crystal, and inDART hardware emulation. Now I have two problems: 1. Debugging communication is unsuccessful, but DataBlaze under inDART is completely normal, both reading an...
fujianfeng stm32/stm8
[NXP Rapid IoT Review] + NXP Rapid IoT interface design process
[NXP Rapid IoT Review] + NXP Rapid IoT Interface Design Process Purpose: How to design the interface of NXP Rapid IoT, and share some functional skills at the same time 1. How to design the interface ...
蓝雨夜 RF/Wirelessly
MSP430(tm) Hardware Tools User's Guide
The attachment has been re-uploaded [[i] This post was last edited by wstt on 2011-9-27 14:00[/i]]...
晓端 Microcontroller MCU
51 controlled stepper motor
#include"reg52.h" //#include"intrins.h" #define uchar unsigned char #define uint unsigned int bit front_move=1, back_move; sbit key1=P3^2; sbit key2=P3^3; sbit key3= P3^4; //uchar jzaj(void); //Single...
wangshujun Embedded System
Basic Considerations for Sensors in Powertrain Systems
[i=s]This post was last edited by qwqwqw2088 on 2020-5-21 11:52[/i]As we know, electrification is enabling major advances in the powertrain as we know it, whether it is improving the efficiency of the...
qwqwqw2088 Analogue and Mixed Signal
[FPGA design problem] Problem of continuous reading of RAM
I read the data in RAM continuously and formed a pipeline for calculation. However, I found that the data read from RAM is sometimes incorrect, and often the first data is wrong. Is there any stable d...
eeleader FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2659  860  2893  2498  1577  54  18  59  51  32 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号