71V67803133BQGI datasheet, PDF

Datasheet> All Categories > storage> storage> 71V67803133BQGI

71V67803133BQGI: DescriptionCache SRAM, 512KX18, 4.2ns, CMOS, PBGA165, 13 X 15 MM, ROHS COMPLIANT, FBGA-165; Categorystorage storage; File Size424KB，23 Pages; ManufacturerIDT (Integrated Device Technology); Environmental Compliance

Download Datasheet Parametric View All

71V67803133BQGI Overview

Cache SRAM, 512KX18, 4.2ns, CMOS, PBGA165, 13 X 15 MM, ROHS COMPLIANT, FBGA-165

71V67803133BQGI Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Parts packaging code	BGA
package instruction	TBGA,
Contacts	165
Reach Compliance Code	compliant
ECCN code	3A991.B.2.A
Maximum access time	4.2 ns
Other features	PIPELINED ARCHITECTURE
JESD-30 code	R-PBGA-B165
JESD-609 code	e1
length	15 mm
memory density	9437184 bit
Memory IC Type	CACHE SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	524288 words
character code	512000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	512KX18
Package body material	PLASTIC/EPOXY
encapsulated code	TBGA
Package shape	RECTANGULAR
Package form	GRID ARRAY, THIN PROFILE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Maximum seat height	1.2 mm
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	TIN SILVER COPPER
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	30
width	13 mm
Base Number Matches	1

Preview

Download Datasheet

View All

256K X 36, 512K X 18

IDT71V67603/Z

3.3V Synchronous SRAMs

IDT71V67803/Z

3.3V I/O, Burst Counter

Pipelined Outputs, Single Cycle Deselect

◆

Features

256K x 36, 512K x 18 memory configurations

Supports high system speed:

– 166MHz 3.5ns clock access time

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte

write enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O supply (V

DDQ

)

Packaged in a JEDEC Standard 100-pin thin plastic quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA).

◆

Description

The IDT71V67603/7803 are high-speed SRAMs organized as

256K x 36/512K x 18. The IDT71V67603/7803 SRAMs contain write,

data, address and control registers. Internal logic allows the SRAM to

generate a self-timed write based upon a decision which can be left until

the end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V67603/7803 can provide four cycles of

data for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V67603/7803 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-

pin thin plastic quad flatpack (TQFP), a 119 ball grid array (BGA) and a 165

fine pitch ball grid array (fBGA).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5310 tbl 01

NOTE:

and

are not applicable for the IDT71V67802.

FEBRUARY 2009

DSC-5310/07

Recommended Resources

BBC engine circuit diagram

Single phase induction motor circuit diagram started by capacitor

Zero sequence voltage phase failure protection circuit 2

10V reference voltage circuit with extremely low temperature coefficient

Overtemperature alarm circuit

Bistable circuit with multiple inputs

CC1310 on-chip firmware upgrade project compilation: OAD (Over the Air Download), or Over the Air Download, is a method of remotely updating firmware wirelessly. On chip means on-chip, and the upgrade object does not require external Flash. The new firm...; EEWORLD社区 TI Technology Forum

Which expert can explain the difference between DC-DC switching regulator and linear regulator?: As the title says. I've been looking for a few chips recently and found these two categories. What are the differences? Can any expert explain it? Thank you very much! :handshake...; rocklinsuv Power technology

The troubles of a beginner: [color=#000][font=Helvetica, Arial, sans-serif]I bought a MSP430FR5739 learning board half a year ago. [/font][/color]:Cry:[color=#000][font=Helvetica, Arial, sans-serif] I haven't used it once, and I...; 琅骏 Microcontroller MCU

About Ingenic IP5328P: IP5328P is a multifunctional power management SOC that integrates QC2.0 / QC3.0 output fast charging protocol, FCP / AFC / SFCP input and output fast charging protocol, MTK PE + 1.12.0 output fast cha...; 唐东榕 Switching Power Supply Study Group

Please let me know the list of people who have passed the event~: Isn't it said that the list of approved ones will be announced every Wednesday? I really want a C2000 development board~ The administrator is awesome!...; zh471021698 Microcontroller MCU

【Nanjing University of Science and Technology】The romantic past of the University of Science and Technology: 【Nanjing University of Science and Technology Works】From a macro-environmental analysis, the girls at the University of Science and Technology have long been contracted to households. Every year when ...; open82977352 Talking

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components