EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT7024L20J

Description
4K X 16 DUAL-PORT SRAM, 20 ns, CPGA84
Categorystorage   
File Size232KB,20 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT7024L20J Overview

4K X 16 DUAL-PORT SRAM, 20 ns, CPGA84

IDT7024L20J Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals84
Maximum operating temperature125 Cel
Minimum operating temperature-55 Cel
Maximum supply/operating voltage5.5 V
Minimum supply/operating voltage4.5 V
Rated supply voltage5 V
maximum access time20 ns
Processing package descriptionCERAMIC, PGA-84
stateACTIVE
CraftsmanshipCMOS
packaging shapeSQUARE
Package SizeGRID ARRAY
Terminal formPIN/PEG
Terminal spacing2.54 mm
terminal coatingTIN LEAD
Terminal locationPERPENDICULAR
Packaging MaterialsCERAMIC, METAL-SEALED COFIRED
Temperature levelMILITARY
memory width16
organize4K X 16
storage density65536 deg
operating modeASYNCHRONOUS
Number of digits4096 words
Number of digits4K
Memory IC typeDUAL-PORT SRAM
serial parallelPARALLEL
HIGH-SPEED
4K x 16 DUAL-PORT
STATIC RAM
Integrated Device Technology, Inc.
IDT7024S/L
FEATURES:
• True Dual-Ported memory cells which allow simulta-
neous access of the same memory location
• High-speed access
— Military: 20/25/35/55/70ns (max.)
— Commercial: 15/17/20/25/35/55ns (max.)
• Low-power operation
— IDT7024S
Active: 750mW (typ.)
Standby: 5mW (typ.)
— IDT7024L
Active: 750mW (typ.)
Standby: 1mW (typ.)
• Separate upper-byte and lower-byte control for
multiplexed bus compatibility
• IDT7024 easily expands data bus width to 32 bits or
more using the Master/Slave select when cascading
more than one device
M/
S
= H for
BUSY
output flag on Master
M/
S
= L for
BUSY
input on Slave
Busy and Interrupt Flags
On-chip port arbitration logic
Full on-chip hardware support of semaphore signaling
between ports
Devices are capable of withstanding greater than 2001V
electrostatic discharge.
Fully asynchronous operation from either port
Battery backup operation—2V data retention
TTL-compatible, single 5V (±10%) power supply
Available in 84-pin PGA, 84-pin quad flatpack, 84-pin
PLCC, and 100-pin Thin Quad Plastic Flatpack
Industrial temperature range (–40°C to +85°C) is avail-
able, tested to military electrical specifications
FUNCTIONAL BLOCK DIAGRAM
R/
W
L
UB
L
R/
W
R
UB
R
LB
L
CE
L
OE
L
LB
R
CE
R
OE
R
I/O
8L
-I/O
15L
I/O
Control
I/O
0L
-I/O
7L
I/O
Control
I/O
8R
-I/O
15R
I/O
0R
-I/O
7R
BUSY
L
(1,2)
BUSY
R(1,2)
Address
Decoder
12
A
11L
A
0L
MEMORY
ARRAY
12
Address
Decoder
A
11R
A
0R
NOTES:
1. (MASTER):
BUSY
is output;
(SLAVE):
BUSY
is input.
2.
BUSY
outputs
and
INT
outputs
are non-tri-stated
push-pull.
CE
L
OE
L
R/
W
L
SEM
L
(2)
INT
L
ARBITRATION
INTERRUPT
SEMAPHORE
LOGIC
CE
R
OE
R
R/
W
R
SEM
R
INT
R(2)
2740 drw 01
M/
S
The IDT logo is a registered trademark of Integrated Device Technology, Inc.
MILITARY AND COMMERCIAL TEMPERATURE RANGES
©1996 Integrated Device Technology, Inc.
For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.
OCTOBER 1996
DSC-2740/6
6.15
1
MCU Information
MCU Information...
chenjf360 Automotive Electronics
What watchdog chip do you choose for 430?
Thanks in advance!!!...
220zp Microcontroller MCU
Codecs - Optimized for C55x devices C55XCODECS
The codecs are provided free of charge with production licenses and are available for download now. All are production tested for easy integration into audio and voice applications. Click the "Get Sof...
fish001 Microcontroller MCU
Configuration of discrete resistor verification test system
Single-point pass / fail testing of discrete resistors in their final packaged state is critical to ensuring that the product meets the manufacturer’s specifications and can identify poor quality and ...
Jack_ma Test/Measurement
[Prize-winning event] Sharing solutions to C6000 multi-core problems
[font=微软雅黑][b][color=#ff0000]Event time: [/color][/b] July 17 ~ August 30 [b][color=#ff0000]Event rules: [/color][/b] Summarize the solution or process of a technical problem encountered in C6000 mult...
EEWORLD社区 DSP and ARM Processors
Spectrum of the phase-locked loop output waveform
I just started to make phase-locked loop related products, and I can't understand the spectrum graph. What does this groove in the graph mean? Is there any solution? I hope the experts can give me som...
LiHuiyang RF/Wirelessly

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 892  2927  706  1535  2063  18  59  15  31  42 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号