IDT70825S35PFB datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > IDT70825S35PFB

Preview

IDT70825S35PFB: DescriptionHIGH-SPEED 8K x 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩); File Size237KB，21 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT70825S35PFB Overview

HIGH-SPEED 8K x 16 SEQUENTIAL ACCESS RANDOM ACCESS MEMORY (SARAM⑩)

Preview

Download Datasheet

View All

HIGH-SPEED 8K x 16

SEQUENTIAL ACCESS

RANDOM ACCESS MEMORY (SARAM™)

Integrated Device Technology, Inc.

IDT70825S

FEATURES:

• 8K x 16 Sequential Access Random Access Memory

(SARAM

™

)

- Sequential Access from one port and standard Random

Access from the other port

- Separate upper-byte and lower-byte control of the

Random Access Port

• High-speed operation

- 20ns t

for random access port

- 20ns t

for sequential port

- 25ns clock cycle time

• Architecture based on Dual-Port RAM cells

• Electrostatic discharge > 2001V, Class II

• Compatible with Intel BMIC and 82430 PCI Set

• Width and Depth Expandable

• Sequential side

- Address based flags for buffer control

- Pointer logic supports two internal buffers

• Battery backup operation—2V data retention

• TTL-compatible, single 5V (±10%) power supply

• Available in 80-pin TQFP and 84-pin PGA

• Military product compliant to MIL-STD-883.

• Industrial temperature range (–40°C to +85°C) is available,

tested to military electrical specifications.

DESCRIPTION:

The IDT70825 is a high-speed 8K x 16-bit Sequential

Access Random Access Memory (SARAM). The SARAM

offers a single-chip solution to buffer data sequentially on one

port, and be accessed randomly (asynchronously) through

the other port. The device has a Dual-Port RAM based

architecture with a standard SRAM interface for the random

(asynchronous) access port, and a clocked interface with

counter sequencing for the sequential (synchronous) access

port.

Fabricated using CMOS high-performance technology,

this memory device typically operates on less than 900mW of

power at maximum high-speed clock-to-data and Random

Access. An automatic power down feature, controlled by

permits the on-chip circuitry of each port to enter a very low

standby power mode.

The IDT70825 is packaged in a 80-pin Thin Plastic Quad

Flatpack (TQFP) or 84-pin Ceramic Pin Grid Array (PGA).

Military grade product is manufactured in compliance with the

latest revision of MIL-STD-883, Class B, making it ideally

suited to military temperature applications demanding the

highest level of performance and reliability.

FUNCTIONAL BLOCK DIAGRAM

0-12

SCLK

Random

Access

Port

Controls

Sequential

Access

Port

Controls

LSB

MSB

8K X 16

Memory

Array

I/O0-15

SR/

Data

Addr

Data

Addr

Reg.

SI/O0-15

RST

Pointer/

Counter

Start Address for Buffer #1

End Address for Buffer #1

Start Address for Buffer #2

End Address for Buffer #2

Flow Control Buffer

Flag Status

COMPARATOR

3016 drw 01

The IDT logo is a registered trademark and SARAM is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

For latest information contact IDT’s web site at www.idt.com or fax-on-demand at 408-492-8391.

OCTOBER 1996

DSC-3016/6

6.31

Recommended Resources

Xidao-Li Bohaier brand BCD-212 (KSD21) refrigerator circuit

multi-channel alarm

Two-channel automatic volume control circuit

LA3160 power amplifier circuit

Application of microwave sensing module RD627A

Computer motherboard circuit diagram 815 4_64

[FPGA Tips] How to calculate the delay level?: wFPGA latency is usually 50 % due to routing and 50% due to logic.wDon't forget the clock-to-output time ( tco , output time ) and the clock-to-setup time ( tsu , setup time ) -The logic delay level w...; eeleader FPGA/CPLD

DSP external SDRAM cannot write data, thank you: The board model is TMS320VC5509, and the hardware emulator is XDS510. When doing external SDRAM expansion, data cannot be written. Please help me solve it, thank you. The error message is as follows: ...; WGCH19890113 DSP and ARM Processors

Exploring Google and NASA's Quantum Artificial Intelligence Lab: Exploring Google and NASA's Quantum Artificial Intelligence Laboratory : https://training.eeworld.com.cn/course/2299Compared with traditional computers, quantum computers have a computing power thousa...; chenyy Robotics Development

Award-winning live broadcast: Application of NXP LPC553x in dual motor control is in progress!: Award-winning live broadcast: Application of NXP LPC553x in dual motor control is in progress!Click here to enter the live broadcastLive broadcast time: June 30 (today) 10:00-11:30 am Live broadcast t...; EEWORLD社区 Motor Drive Control（Motor Control）

Someone asked for help from an expert online, what song is this? [Hilarious]: [i=s]This post was last edited by mmmllb on 2016-3-30 10:01[/i] [flash]http://video.weibo.com/player/1034:44a1fb103bbfa69e362e3d4f0616bc5b/v.swf"[/flash]...; mmmllb Talking

After KEA is downloaded and run, it cannot run after power is turned on again?: Today I used Freescale's KEA64 chip. I downloaded it to the MCU using JLINK in KEIL. It ran normally, but it could not run after powering on again. I was able to run it again after re-downloading it. ...; 八净 NXP MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components