EEWORLDEEWORLDEEWORLD

Part Number

Search

IDT70T3339S133DD

Description
512K X 18 DUAL-PORT SRAM, 15 ns, PBGA256
Categorystorage   
File Size320KB,27 Pages
ManufacturerIDT (Integrated Device Technology, Inc.)
Websitehttp://www.idt.com/
Download Datasheet Parametric View All

IDT70T3339S133DD Overview

512K X 18 DUAL-PORT SRAM, 15 ns, PBGA256

IDT70T3339S133DD Parametric

Parameter NameAttribute value
Number of functions1
Number of terminals256
Maximum operating temperature85 Cel
Minimum operating temperature-40 Cel
Maximum supply/operating voltage2.6 V
Minimum supply/operating voltage2.4 V
Rated supply voltage2.5 V
maximum access time15 ns
Processing package description17 X 17 MM, 1.40 MM HEIGHT, 1 MM PITCH, BGA-256
stateACTIVE
packaging shapeSQUARE
Package SizeGRID ARRAY, LOW PROFILE
surface mountYes
Terminal formBALL
Terminal spacing1 mm
terminal coatingTIN LEAD
Terminal locationBOTTOM
Packaging MaterialsPLASTIC/EPOXY
Temperature levelINDUSTRIAL
memory width18
organize512K X 18
storage density9.44E6 deg
operating modeSYNCHRONOUS
Number of digits524288 words
Number of digits512K
Memory IC typeDUAL-PORT SRAM
serial parallelPARALLEL
HIGH-SPEED 2.5V
IDT70T3339/19/99S
512/256/128K X 18
SYNCHRONOUS
DUAL-PORT STATIC RAM
WITH 3.3V OR 2.5V INTERFACE
LEAD FINISH (SnPb) ARE IN EOL PROCESS - LAST TIME BUY EXPIRES JUNE 15, 2018
Features:
True Dual-Port memory cells which allow simultaneous
access of the same memory location
High-speed data access
– Commercial: 3.4 (200MHz)/3.6ns (166MHz)/
4.2ns (133MHz)(max.)
– Industrial: 3.6ns (166MHz)/4.2ns (133MHz) (max.)
Selectable Pipelined or Flow-Through output mode
Counter enable and repeat features
Dual chip enables allow for depth expansion without
additional logic
Interrupt and Collision Detection Flags
Full synchronous operation on both ports
– 5ns cycle time, 200MHz operation (14Gbps bandwidth)
– Fast 3.4ns clock to data out
– Data input, address, byte enable and control registers
– 1.5ns setup to clock and 0.5ns hold on all control, data,
and address inputs @ 200MHz
– Self-timed write allows fast cycle time
Separate byte controls for multiplexed bus and bus
matching compatibility
Dual Cycle Deselect (DCD) for Pipelined Output Mode
2.5V (±100mV) power supply for core
LVTTL compatible, selectable 3.3V (±150mV) or 2.5V
(±100mV) power supply for I/Os and control signals on
each port
Industrial temperature range (-40°C to +85°C) is
available at 166MHz and 133MHz
Available in a 256-pin Ball Grid Array (BGA) and 208-pin fine
pitch Ball Grid Array (fpBGA)
Supports JTAG features compliant with IEEE 1149.1
Green parts available, see ordering information
Functional Block Diagram
UB
L
LB
L
UB
R
LB
R
FT/PIPE
L
1/0
0a 1a
a
0b 1b
b
1b 0b
b
1a 0a
a
1/0
FT/PIPE
R
R/W
L
CE
0L
CE
1L
1
0
1/0
B B
WW
0 1
L L
B B
WW
1 0
R R
1
0
1/0
R/W
R
CE
0R
CE
1R
OE
L
Dout0-8_L
Dout9-17_L
Dout0-8_R
Dout9-17_R
OE
R
1b 0b 1a 0a
FT/PIPE
L
0/1
0a 1a 0b
1b
,
0/1
FT/PIPE
R
ab
512/256/128K x 18
MEMORY
ARRAY
ba
I/O
0L
- I/O
17L
Din_L
Din_R
I/O
0R
- I/O
17R
CLK
L
A
18L
(1)
A
0L
REPEAT
L
ADS
L
CNTEN
L
A
18R
(1)
CLK
R
,
Counter/
Address
Reg.
ADDR_L
ADDR_R
Counter/
Address
Reg.
A
0R
REPEAT
R
ADS
R
CNTEN
R
TDI
TCK
TMS
TRST
CE
0 L
CE1L
R/
W
L
INTERRUPT
COLLISION
DETECTION
LOGIC
CE
0 R
CE1 R
R/
W
R
JTAG
TDO
COL
L
INT
L
ZZ
L
(2)
COL
R
INT
R
ZZ
CONTROL
LOGIC
ZZ
R
(2)
5652 drw 01
NOTES:
1. Address A
18
is a NC for the IDT70T3319. Also, Addresses A
18
and A
17
are NC's for the IDT70T3399.
2. The sleep mode pin shuts off all dynamic inputs, except JTAG inputs, when asserted. All static inputs, i.e., PL/FTx and
OPTx and the sleep mode pins themselves (ZZx) are not affected during sleep mode.
FEBRUARY 2018
DSC-5652/9
1
©2018 Integrated Device Technology, Inc.
What is the difference between DSP and microcontroller?
I think most of the friends in this forum are familiar with single-chip microcomputers, but I don't know anything about DSP, and I haven't made anything with DSP. I first came into contact with C51 si...
bigbat MCU
Zener diode regulator design
Zener diode regulator design By Ron Mancini -- EDNIC references are popular with circuit designers because they are accurate and have low drift. In future columns, I will discuss three types of IC ref...
安_然 Analog electronics
Detailed explanation of Class D amplifier principle and application design guide (full version)
First proposed in 1958, Class D amplifiers have become increasingly popular in recent years. So, what are Class D amplifiers? How do they compare to other types of amplifiers? Why do Class D amplifier...
linda_xia Analog electronics
Differences in FPGA IO when FPGA IO level standards are different
1. When different FPGA IO level standards are selected, what is the difference inside the IO? For example, what is the difference inside the FPGA when the IO is set to 3.3V and the IO is set to 1.8V? ...
bobyan007 FPGA/CPLD
I recommend you watch this TV show: The Fire Thief: An Investigation into China's Education Reform
[color=#000][font=Helvetica, Arial, sans-serif]Hey, I watched Phoenix TV's "Phoenix Big Vision" yesterday. This week's program is: The Fire Thief - An Investigation of China's Education Reform. I didn...
wangfuchong Talking
Hardware Design Engineer Recruitment Information
In accordance with the needs of our products, our company is recruiting experienced hardware design engineers/product design managers with high salaries. Company name: Beijing Tianyu Weishi Technology...
zouxianzhao Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1943  2563  1899  524  1003  40  52  39  11  21 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号