EEWORLDEEWORLDEEWORLD

Part Number

Search

531MB902M000DGR

Description
LVPECL Output Clock Oscillator, 902MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531MB902M000DGR Overview

LVPECL Output Clock Oscillator, 902MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB902M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency902 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
About ADC of stm32F103ZET6
As the title says, what is the ADC model of STM32F103ZET6?My project requires an FPGAperipheral that needs a 12-bit parallel ADC with a 1M conversion rate.Can you give me some advice and a model numbe...
fanfanworm stm32/stm8
Quick thinking
[table][tr][td][font=楷体_GB2312][size=5][color=black]Father: "Who is the worst student in your class?" Son (blushing): "No, I don't know." Father: "Then, who was always looking around during the exam?"...
lixiaohai8211 Talking
Please give me some advice from an expert!
module decoder7seg (c,hex0);input[2:0] c;output[0:6] hex0;wire tmp0,tmp1,tmp2,tmp3,tmp4;assign tmp0=(c==3'd0);assign tmp1=(c==3'd1);assign tmp2=(c==3'd2);assign tmp3=(c==3'd3);assign tmp4=(c=3'd4);ass...
seil2009 FPGA/CPLD
Overview of debugging methods developed by ARM
When users choose ARM processors to develop embedded systems, choosing the right development tools can speed up the development process and save development costs. Therefore, an integrated development...
born ARM Technology
Modify IP address when ndk is running
Hi: I downloaded ndk_2_22_00_06 and nsp_1_10_01_06 from ti's website, and then modified it based on nsp_1_10_01_06\ packages\tidk\examplesdk_omapl138_arm9_examplesdk_evmOMAPL138_arm9_client, which can...
suifeng654456 Embedded System
Why does the following error occur when downloading the routines provided by the 811 development board: error flash download failed 'cortex- M3'
Why does the error "error flash download failed 'cortex-M3'" appear when I download the example code provided by the 811 development board? I am using the emulator that comes with the ICDI board. [[i]...
0212009623 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1552  1507  2640  1680  661  32  31  54  34  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号