EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDF64B-30M-60.000

Description
LVDS Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size155KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Download Datasheet Parametric View All

3GDF64B-30M-60.000 Overview

LVDS Output Clock Oscillator, 60MHz Nom, SMD, 6 PIN

3GDF64B-30M-60.000 Parametric

Parameter NameAttribute value
Is it lead-free?Contains lead
Is it Rohs certified?incompatible
MakerEuroquartz
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate30 ppm
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency60 MHz
Maximum operating temperature70 °C
Minimum operating temperature
Oscillator typeLVDS
Output load50 OHM
physical size11.4mm x 9.6mm x 4.7mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
11.4 x 9.6 x 4.7mm SMD
Frequency range 38MHz to 640MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
GDF64 LVDS VCXO
38.0MHz to 640.0MHz
DESCRIPTION
GDF64 VCXOs are packaged in a 6 pad 11.4 x 9.6m SMD package.
Typical phase jitter for GDF series VCXOs is 0.4 ps. Output is LVDS.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
38.0MHz to 640.0MHz
3.3 VDC ±5%
LVDS
3.0ps typical
20.0ps typical, 30.0ps maximum
0.4ps typical, 5.0ps maximum
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
55mA typical, 60mA maximum
(At 202.50MHz)
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant or non compliant
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad
Status
Not connected
Below 0.3Vdd
(Ref. to ground)
Above 0.7Vdd
(Ref. to ground)
Output Status
LVDS and Complimentary LVDS enabled
Both outputs are disabled (high impedance)
Both outputs are enabled
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GDF64
RoHS Status
G = Compliant
Blank - Non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
3GDF64GB-80N-60.000
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
4 termination methods to teach you how to perfectly solve signal termination confusion
Series Termination  In practice, the resistor (R) can be omitted at the buffer output because impedance matching is difficult to achieve due to its dynamic impedance change with frequency.  Advantages...
Aguilera Analogue and Mixed Signal
I'm looking for experts! About the design of CPLD logic circuit
My question is this: I want to use CPLD to design several logic modules to complete the following functions: mainly to process two pulse signals with only a very short time interval, use CPLD to recor...
goodxinna Embedded System
How to start Linux with vxworks bootrom
The development board is sbc8260, which originally ran vxworks. Now I want to run Linux. Since there is no burner, I want to use vxworks' boot program bootrom to boot Linux, and I believe it should be...
hbbyq111 Linux and Android
Ask the moderator about the emulator problem
I have installed MDK4.1 and J-LinkJ-Link driver in the device manager ;Download (2.61 KB) 2010-8-10 07:44After connecting the target board, select Cortex-M3 J-Link in the debugger option of the projec...
glennlau stm32/stm8
CyloneIII AS mode was downloaded successfully, but the program does not run. Please help me.
[color=#333333][font=微软雅黑, arial][size=16px]After downloading, power off, unplug the download cable, and power on again, the program does not run. In addition, the JTAG mode configuration is successfu...
bianhao FPGA/CPLD
USB communication problem between PC and ARM, hope someone can give me some advice
My arm has a wince5.0 system, which is connected to a pc via USB. I want to achieve real-time communication between the two: write an application on the arm and the pc respectively, so that both sides...
ersuo4s ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1248  2868  2744  964  1459  26  58  56  20  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号