IDT71V3558S100BQGI datasheet, PDF

Datasheet> All Categories > storage> IDT71V3558S100BQGI

IDT71V3558S100BQGI: Description128K X 36 ZBT SRAM, 4.2 ns, PBGA119; Categorystorage; File Size502KB，25 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

IDT71V3558S100BQGI Overview

128K X 36 ZBT SRAM, 4.2 ns, PBGA119

IDT71V3558S100BQGI Parametric

Parameter Name	Attribute value
Number of functions	1
Number of terminals	119
Maximum operating temperature	70 Cel
Minimum operating temperature	0.0 Cel
Maximum supply/operating voltage	3.46 V
Minimum supply/operating voltage	3.14 V
Rated supply voltage	3.3 V
maximum access time	4.2 ns
Processing package description	14 × 22 MM, ROHS COMPLIANT, Plastic, MS-028AA, BGA-119
Lead-free	Yes
EU RoHS regulations	Yes
state	ACTIVE
Craftsmanship	CMOS
packaging shape	Rectangle
Package Size	GRID array
surface mount	Yes
Terminal form	BALL
Terminal spacing	1.27 mm
terminal coating	tin silver copper
Terminal location	BOTTOM
Packaging Materials	Plastic/Epoxy
Temperature level	COMMERCIAL
memory width	36
organize	128K × 36
storage density	4.72E6 deg
operating mode	Synchronize
Number of digits	131072 words
Number of digits	128K
Memory IC type	ZBT static random access memory
serial parallel	parallel

Preview

Download Datasheet

View All

IDT71V3556S/XS

128K x 36, 256K x 18

3.3V Synchronous ZBT SRAMs

IDT71V3558S/XS

3.3V I/O, Burst Counter

IDT71V3556SA/XSA

Pipelined Outputs

IDT71V3558SA/XSA

◆

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 200 MHz (x18)

(3.2 ns Clock-to-Data Access)

Supports high performance system speed - 166 MHz (x36)

(3.5 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V I/O Supply (V

DDQ)

Optional- Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

Description

The IDT71V3556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus

cycles when turning the bus around between reads and writes, or

writes and reads. Thus, they have been given the name ZBT

, or

Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one

clock cycle, and two cycles later the associated data cycle occurs, be

it read or write.

The IDT71V3556/58 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be

used to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3556/58

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the

user to deselect the device when desired. If any one of these three are

not asserted when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will be

completed. The data bus will tri-state two cycles after chip is deselected

or a write is initiated.

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5281 tbl 01

JANUARY 2015

DSC-5281/12

Recommended Resources

GCA-30 (0-36, 0-72) silicon rectifier charger circuit

Jiangjun brand BCD-148 refrigerator circuit

Switching circuit TDA4919 and its application circuit 02

Audio dialing decoder circuit diagram

Recorder rewind fast forward end indicator

Electron tube common screen pole load type inverter circuit

Proteus perfect tutorial: Proteus combines advanced schematic layout, mixed-mode SPICE simulation, PCB design and automatic routing to achieve a complete electronic design system. This system has benefited from 15 years of con...; wzwbx Analog electronics

BeagleBone Study Notes 04_2012_10_08: Open a thread, beaglebone power-on test 1) Connect beaglebone to pc, open xshell and select the correct serial port startup interface2) Use ifconfig to check the network card settings, use ifconfig et...; lyzhangxiang DSP and ARM Processors

EEWORLD University Hall ---- Antenna Principles Lin Shu from Harbin Institute of Technology: Antenna Principles Lin Shu from Harbin Institute of Technology : https://training.eeworld.com.cn/course/5781This course is a required course for undergraduate students majoring in electronic informati...; 桂花蒸 RF/Wirelessly

Urgent... Is it possible to merge two programs without affecting each other?: Below are two assembly programs. One is a digital tube display program, one minute + 1; the other is a delay program.Is it possible to merge two programs without affecting each other? How to merge the...; hongfumail MCU

How to replace the bridge with ref2033 chip?: How to use TI's REF2033 chip to replace the bridge?...; 测控一哥 Analog electronics

Is there something wrong with this circuit?: The circuit often burns out the power supply. I suspect there is something wrong with the circuit. Can you please tell me? [[i] This post was last edited by chenxinli on 2010-8-12 16:41 [/i]]...; chenxinli Power technology

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components