IDT71V3559SA85BGI datasheet, PDF

Datasheet> All Categories > storage> IDT71V3559SA85BGI

IDT71V3559SA85BGI: Description256K X 18 ZBT SRAM, 8 ns, PBGA165; Categorystorage; File Size512KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet Parametric View All

IDT71V3559SA85BGI Overview

256K X 18 ZBT SRAM, 8 ns, PBGA165

IDT71V3559SA85BGI Parametric

Parameter Name	Attribute value
maximum clock frequency	95 MHz
Number of functions	1
Number of terminals	165
Minimum operating temperature	-40 Cel
Maximum operating temperature	85 Cel
Rated supply voltage	3.3 V
Minimum supply/operating voltage	3.14 V
Maximum supply/operating voltage	3.46 V
Processing package description	13 X 15 MM, FBGA-165
each_compli	Yes
state	Active
sub_category	SRAMs
ccess_time_max	8 ns
i_o_type	COMMON
jesd_30_code	R-PBGA-B165
jesd_609_code	e0
storage density	4.72E6 bi
Memory IC type	ZBT SRAM
memory width	18
moisture_sensitivity_level	3
Number of digits	262144 words
Number of digits	256K
operating mode	SYNCHRONOUS
organize	256KX18
Output characteristics	3-STATE
Packaging Materials	PLASTIC/EPOXY
ckage_code	TBGA
ckage_equivalence_code	BGA165,11X15,40
packaging shape	RECTANGULAR
Package Size	GRID ARRAY, THIN PROFILE
serial parallel	PARALLEL
eak_reflow_temperature__cel_	225
wer_supplies__v_	3.3
qualification_status	COMMERCIAL
seated_height_max	1.2 mm
standby_current_max	0.0450 Am
standby_voltage_mi	3.14 V
Maximum supply voltage	0.2600 Am
surface mount	YES
Craftsmanship	CMOS
Temperature level	INDUSTRIAL
terminal coating	TIN LEAD
Terminal form	BALL
Terminal spacing	1 mm
Terminal location	BOTTOM
ime_peak_reflow_temperature_max__s_	20
length	15 mm
width	13 mm
dditional_feature	FLOW-THROUGH ARCHITECTURE

Preview

Download Datasheet

View All

128K x 36, 256K x 18,

3.3V Synchronous ZBT™ SRAMs

3.3V I/O, Burst Counter,

Flow-Through Outputs

IDT71V3557S

IDT71V3559S

IDT71V3557SA

IDT71V3559SA

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 100 MHz

(7.5 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates

the need to control

Single R/W (READ/WRITE) control pin

4-word burst capability (Interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 3.3V (±5%) I/O Supply (V

DDQ

)

Optional Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine

pitch ball grid array (fBGA)

Description

The IDT71V3557/59 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMs organized as 128K x 36/256K x 18. They are

designed to eliminate dead bus cycles when turning the bus around

between reads and writes, or writes and reads. Thus they have been

given the name ZBT

, or Zero Bus Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and on the next clock cycle the associated data cycle occurs, be

it read or write.

The IDT71V3557/59 contain address, data-in and control signal

registers. The outputs are flow-through (no output data register). Output

enable is the only asynchronous signal and can be used to disable the

outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V3557/59

to be suspended as long as necessary. All synchronous inputs are

ignored when (CEN) is high and the internal device registers will hold

their previous values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three is not asserted

when ADV/LD is low, no new memory operation can be

initiated. However, any pending data transfers (reads or writes) will

be completed. The data bus will tri-state one cycle after chip is de-

selected or a write is initiated.

The IDT71V3557/59 have an on-chip burst counter. In the burst

mode, the IDT71V3557/59 can provide four cycles of data for a single

address presented to the SRAM. The order of the burst sequence is

defined by the

LBO

input pin. The

LBO

pin selects between linear and

interleaved burst sequence. The ADV/LD signal is used to load a new

external address (ADV/LD = LOW) or increment the internal burst counter

(ADV/LD = HIGH).

The IDT71V3557/59 SRAMs utilize IDT's latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

5282 tbl 01

Pin Description Summary

-A

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

, CE

CEN

CLK

ADV/

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

OCTOBER 2004

DSC-5282/07

Recommended Resources

Battery Powered Fluorescent Light Circuit (2)

Method circuit for expanding the output current of an integrated three-terminal voltage regulator block

High quality field effect tube regulator circuit diagram

Electric blanket power saver circuit (1)

TV game console circuit

Resistance error measuring instrument circuit using integrated circuit

Weird issues with PCI chip interface boards and related drivers (ask for advice): We have developed a PCI interface board with a pci9052 chip, and a strange problem has occurred. Please help analyze it! The interface board is developed based on PDC1000 (using PCI9052). Data acquisi...; huzhiming Embedded System

Important issues regarding bit fields and register structure of F28335: [size=3]I am using a C5000 series DSP, specifically the VC5509A. Not long ago, I also came into contact with the C2000 series 28335. In the process of learning this DSP, I feel that it is quite differ...; Jacktang Microcontroller MCU

Suddenly I had an idea: Obviously, Quartus is too big and provides too many functions. I guess few people can fully understand it. I have a suggestion: Can we organize some people in the forum to explore the various function...; tx_xy FPGA/CPLD

Perfect Timing: Clock Generation and Distribution Design Guide - PCB Design [[i] This post was last edited by freebirdlee on 2010-11-12 12:45 [/i]]...; freebirdlee PCB Design

About the 51 single-chip computer program, with simulation, take it out to share with you: [i=s] This post was last edited by Suifeng Anying on 2014-11-2 00:07 [/i] Some programs, you can download and study them yourself. I compiled them with Keil4 and they work. They are written by experts...; 随风暗影 51mcu

Digital Electronics: Please recommend some books on digital electronics, applications, thank you...; zhsj Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components