IDT71V3576S133BGI datasheet, PDF

Datasheet> All Categories > IDT71V3576S133BGI

Preview

IDT71V3576S133BGI: Description128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect; File Size177KB，18 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V3576S133BGI Overview

128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

3.3V I/O, Pipelined Outputs

Burst Counter, Single Cycle Deselect

Features

◆

IDT71V3576S

IDT71V3578S

Description

◆

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial and Industrial:

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP)

The IDT71V3576/78 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3576/78 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3576/78 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V3576/78 SRAMs utilize the latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5279 tbl 01

NOTE:

and

are not applicable for the IDT71V3578.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

DECEMBER 2015

DSC-5279/07

Recommended Resources

JC3.5 hydraulic controller and its wiring a

HT-82012 circuit

Low noise and speech preamplifier circuit diagram

cyclic analog-to-digital converter

Circuit diagram (T-shaped feedback)

Delay alarm

LM3S interrupt problem: Hello everyone, I have a question here. I want to use GPIO interrupts, for example, PC7 IO interface. After I configure the interrupt register, I use low-level interrupts to receive a set of continuou...; lxb198191 Microcontroller MCU

I want to buy a 2440 GPS and modify it for other purposes, which will use several IO and serial ports. Do you think it will work?: Also, can you find the JTAG interface, use the parallel port to write the win ce bootloader, and then use USB to write to the win ce system?...; socvince Embedded System

Use the simplest things to do what you want-------Amplifier: [size=6]Here is a three-tube audio amplifier with a compact design, simple circuit but good performance. The circuit is shown in the attached figure. Perhaps you can see some similar circuits in some ...; yuandayuan6999 DIY/Open Source Hardware

Looking for strategic business investment partners: Looking for strategic partners for commercial investment. Currently, there are a lot of international capital operations in China. Proposed project: It is planned to establish a domestic foreign excha...; szgnm Embedded System

EK_LM3S811 Development Kit Application (Only Talk about Application): The following are some application examples of the LM3S811 development kit . I hope it will be helpful to novices and those who have idle boards. Comments are welcome! !LM3S811 Panel DIY:1. TI LM3S811...; cadence1314 Microcontroller MCU

The design program of electronic password lock based on single chip microcomputer has been compiled. The simulation is not good. Please give me some advice.: There are only 2 warnings in the program compilation result. I can't simulate it in proteus.Please give me some advice. I will be very grateful......; 落羽 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components