IDT71V3576YS150BG datasheet, PDF

Datasheet> All Categories > IDT71V3576YS150BG

Preview

IDT71V3576YS150BG: Description128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect; File Size177KB，18 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V3576YS150BG Overview

128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect

Preview

Download Datasheet

View All

128K x 36, 256K x 18

3.3V Synchronous SRAMs

3.3V I/O, Pipelined Outputs

Burst Counter, Single Cycle Deselect

Features

◆

IDT71V3576S

IDT71V3578S

Description

◆

128K x 36, 256K x 18 memory configurations

Supports high system speed:

Commercial and Industrial:

– 150MHz 3.8ns clock access time

– 133MHz 4.2ns clock access time

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP)

The IDT71V3576/78 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3576/78 SRAMs contain write, data,

address and control registers. Internal logic allows the SRAM to generate

a self-timed write based upon a decision which can be left until the end of

the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3576/78 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will be pipelined for one

cycle before it is available on the next rising clock edge. If burst mode

operation is selected (ADV=LOW), the subsequent three cycles of output

data will be available to the user on the next three rising clock edges. The

order of these three addresses are defined by the internal burst counter

and the

LBO

input pin.

The IDT71V3576/78 SRAMs utilize the latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP).

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

5279 tbl 01

NOTE:

and

are not applicable for the IDT71V3578.

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

DECEMBER 2015

DSC-5279/07

Recommended Resources

Home stolen phone automatic alarm circuit

Current negative feedback bias circuit

555 automatic broadcast gymnastics record device circuit

Schmitt trigger circuit using an operational amplifier

100W amplifier circuit from DC to 500kHz

Multi-point control motor inching brake circuit

【Design Tools】A comprehensive tutorial on the basics of state machines: A comprehensive tutorial on the basics of state machines...; GONGHCU FPGA/CPLD

ALTERA FPGA in the microprocessor system application configuration: [b]Abstract: [/b]ALTERA's SRAM process programmable devices are widely used, and dedicated configuration devices are relatively expensive. In a system with a microprocessor, the memory of the micropro...; eeleader FPGA/CPLD

Help with 16-way water lamp: I have just started to learn microcontrollers, so I would like to ask all the experts if there is any relevant information in this area. Please send me some for reference! My email address is wangyaoh...; fjwyh MCU

EEWORLD University Hall -- Interesting Electronic History Series: The Invention of Movies: Interesting Electronic History Series: The Invention of Movies : https://training.eeworld.com.cn/course/3855Who invented the movie? Americans say it was invented by Edison, while the French say it was...; phantom7 Integrated technical exchanges

Solution to debugging DAbt_Handler problem: [size=4][color=#000000][backcolor=white]RM: How to Analyze DAbt Exceptions[/backcolor][/color][/size] [size=4][color=#000000][backcolor=white]This article is intended for:[/backcolor][/color][/size] [...; 灞波儿奔 Microcontroller MCU

【Gravity:AS7341 Review】+ Comparative Analysis between Color Sensors: [i=s]This post was last edited by jinglixixi on 2020-12-26 09:35[/i]Before I came into contact with AS7341, I had also worked with some color sensors, such as TCS230, VEML6040, etc. So what do they lo...; jinglixixi Domestic Chip Exchange

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components