Feature - No dead cycles between write and read cycles
Internally synchronized output buffer enable eliminates the
need to control
OE
Single R/W (READ/WRITE) control pin
Positive clock-edge triggered address, data, and control
signal registers for fully pipelined applications
4-word burst capability (interleaved or linear)
Individual byte write (BW
1
-
BW
4
) control (May tie active)
Three chip enables for simple depth expansion
3.3V power supply (±5%)
2.5V I/O Supply (V
DDQ
)
Power down controlled by ZZ input
Packaged in a JEDEC standard 100-pin plastic thin quad and
flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch
ball grid array (fBGA)
The IDT71V65602/5802 are 3.3V high-speed 9,437,184-bit
(9 Megabit) synchronous SRAMs. They are designed to eliminate dead
bus cycles when turning the bus around between reads and writes, or
writes and reads. Thus, they have been given the name ZBT
TM
, or Zero
Bus Turnaround.
Description
Address and control signals are applied to the SRAM during one clock
cycle, and two cycles later the associated data cycle occurs, be it read or write.
The IDT71V65602/5802 contain data I/O, address and control signal
registers. Output enable is the only asynchronous signal and can be used to
disable the outputs at any given time.
A Clock Enable (CEN) pin allows operation of the IDT71V65602/5802
to be suspended as long as necessary. All synchronous inputs are ignored
when (CEN) is high and the internal device registers will hold their previous
values.
There are three chip enable pins (CE
1
, CE
2
,
CE
2
) that allow the
user to deselect the device when desired. If any one of these three are not
asserted when ADV/LD is low, no new memory operation can be initiated.
However, any pending data transfers (reads or writes) will be completed. The
data bus will tri-state two cycles after chip is deselected or a write is initiated.
The IDT71V65602/5802 have an on-chip burst counter. In the burst
mode, the IDT71V65602/5802 can provide four cycles of data for a single
address presented to the SRAM. The order of the burst sequence is defined
by the
LBO
input pin. The
LBO
pin selects between linear and interleaved burst
sequence. The ADV/LD signal is used to load a new external address (ADV/
LD
= LOW) or increment the internal burst counter (ADV/LD = HIGH).
The IDT71V65602/5802 SRAM utilize IDT's latest high-performance
CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-
pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array (BGA)
and a 165 fine pitch ball grid array (fBGA).
Pin Description Summary
A
0
-A
18
CE
1
, CE
2
,
CE
2
OE
R/W
CEN
BW
1
,
BW
2
,
BW
3
,
BW
4
CLK
ADV/LD
LBO
ZZ
I/O
0
-I/O
31
, I/O
P1
-I/O
P4
V
DD
, V
DDQ
V
SS
Address Inputs
Chip Enables
Output Enable
Read/Write Signal
Clock Enable
Individual Byte Write Selects
Clock
Advance burst address / Load new address
Linear / Interleaved Burst Order
Sleep Mode
Data Input / Output
Core Power, I/O Power
Ground
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
I/O
Supply
Supply
Synchronous
Synchronous
Asynchronous
Synchronous
Synchronous
Synchronous
N/A
Synchronous
Static
Asynchronous
Synchronous
Static
Static
5303 tbl 01
ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc. and the architecture is supported by Micron Technology and Motorola, Inc.
As intelligent driving technology gradually becomes popular in new cars, a lot of real vehicle testing is required in the vehicle development stage. The current testing method is mainly to collect rea...
The scientific and technical personnel of China Aerospace Science and Technology Corporation have successfully developed two technologies with independent intellectual property rights: Advanced Integr...
[color=#000][font=Arial, Helvetica, sans-serif][size=12px]Do these multiple SW outputs need to be connected together during design? Are there different connection methods based on different topologies...
I encountered a strange problem when compiling a project today. I posted it here for your comments.[[i]This post was last edited by Study_Stellaris on 2011-10-11 20:55[/i]]...
There are many different ways of human-computer interaction. The more common ones are listed below:
Mouse interaction: Using a mouse to operate a computer and interact was the most common human...[Details]
The problem of dynamic sealing of equipment always exists with the operation of the equipment. Today, we have specially sorted out the various commonly used sealing forms, usage scope and character...[Details]
Most of the houses we live in now are elevator buildings, mainly because it is more convenient to go up and down the stairs! It can also make life more comfortable. It even helps to increase the ad...[Details]
When we travel in cities, we all find that electric vehicles have many advantages. As a means of transportation, they can also fulfill their mission well. Now, more and more residential communities...[Details]
As the main model among new energy vehicles, pure electric vehicles have received strong support and encouragement from the country in recent years, and their development is changing with each pass...[Details]
Current Development Status of DVR Market
A DVR, or digital video recorder, uses a hard disk for recording, unlike traditional analog video recorders. It's often called a DVR because it's a com...[Details]
On August 22, according to the Ministry of Industry and Information Technology's official website, my country's first mandatory national standard for the control of hazardous substances in electric...[Details]
As the scale and business applications of national e-government networks continue to expand, the data and services transmitted over them are becoming increasingly sensitive and critical. To protect...[Details]
Tires are a very important component for cars. They are related to the driving experience of the vehicle. We are almost inseparable from cars in our daily lives. For tires, according to the role of...[Details]
Normally, we determine our location and where we want to go by comparing our surroundings with observation and simple GPS tools. However, this kind of reasoning is very difficult for self-driving c...[Details]
Magna's integrated in-cabin perception system fuses vision and millimeter-wave radar data to detect the presence of passengers, identify stranded children, monitor driver fatigue and vital signs, a...[Details]
The MCX E series is the most reliability- and safety-focused series in NXP's extensive MCX product portfolio.
With the launch of this series, NXP has further enriched its 5V-compatible MCU pr...[Details]
In the period after the switching power supply achieved the "20 kHz" revolution in the 1970s, although improvements and enhancements were made in circuit technology, the development level of the se...[Details]
A pure sine wave inverter has a good output waveform with very low distortion, and its output waveform is essentially the same as the AC waveform of the mains power grid. In fact, the AC power prov...[Details]
As a pioneer in the new smart home concept, robot vacuums have captured a significant market share. Robot vacuums, also known as automatic sweepers, smart vacuums, or robot vacuums, are smart home ...[Details]
Automotive Electronics
京公网安备 11010802033920号
EEWORLD
