EEWORLDEEWORLDEEWORLD

Part Number

Search

5962-9080303MLX

Description
OTP ROM, 8KX8, CMOS, CDIP24, 0.300 INCH, CERDIP-24
Categorystorage    storage   
File Size247KB,14 Pages
ManufacturerCypress Semiconductor
Download Datasheet Parametric View All

5962-9080303MLX Overview

OTP ROM, 8KX8, CMOS, CDIP24, 0.300 INCH, CERDIP-24

5962-9080303MLX Parametric

Parameter NameAttribute value
Parts packaging codeDIP
package instructionDIP,
Contacts24
Reach Compliance Codeunknown
ECCN codeEAR99
JESD-30 codeR-GDIP-T24
memory density65536 bit
Memory IC TypeOTP ROM
memory width8
Number of functions1
Number of terminals24
word count8192 words
character code8000
Operating modeASYNCHRONOUS
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
organize8KX8
Package body materialCERAMIC, GLASS-SEALED
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
Parallel/SerialPARALLEL
Certification statusNot Qualified
Filter levelMIL-STD-883
Maximum supply voltage (Vsup)5.5 V
Minimum supply voltage (Vsup)4.5 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyCMOS
Temperature levelMILITARY
Terminal formTHROUGH-HOLE
Terminal locationDUAL
Base Number Matches1
1
CY7C261
CY7C263/CY7C264
8K x 8 Power-Switched and Reprogrammable PROM
Features
• CMOS for optimum speed/power
• Windowed for reprogrammability
• High speed
— 20 ns (Commercial)
— 25 ns (Military)
• Low power
— 660 mW (Commercial)
— 770 mW (Military)
• Super low standby power (7C261)
— Less than 220 mW when deselected
— Fast access: 20 ns
EPROM technology 100% programmable
Slim 300-mil or standard 600-mil packaging available
5V
±
10% V
CC
, commercial and military
Capable of withstanding greater than 2001V static
discharge
TTL-compatible I/O
Direct replacement for bipolar PROMs
the CY7C261 automatically powers down into a low-power
standby mode. It is packaged in a 300-mil-wide package. The
CY7C263 and CY7C264 are packaged in 300-mil-wide and
600-mil-wide packages respectively, and do not power down
when deselected. The reprogrammable packages are
equipped with an erasure window; when exposed to UV light,
these PROMs are erased and can then be reprogrammed.
The memory cells utilize proven EPROM floating-gate
technology and byte-wide intelligent programming algorithms.
The CY7C261, CY7C263, and CY7C264 are plug-in replace-
ments for bipolar devices and offer the advantages of lower
power, superior performance and programming yield. The
EPROM cell requires only 12.5V for the supervoltage and low
current requirements allow for gang programming. The
EPROM cells allow for each memory location to be tested
100%, as each location is written into, erased, and repeatedly
exercised prior to encapsulation. Each PROM is also tested
for AC performance to guarantee that after customer
programming the product will meet DC and AC specification
limits.
Read is accomplished by placing an active LOW signal on CS.
The contents of the memory location addressed by the
address line (A
0
−A
12
) will become available on the output lines
(O
0
−O
7
).
Functional Description
The CY7C261, CY7C263, and CY7C264 are high-perfor-
mance 8192-word by 8-bit CMOS PROMs. When deselected,
Logic Block Diagram
A
0
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
A
9
A
10
A
11
A
12
O
1
POWER DOWN
(7C261)
COLUMN
ADDRESS
O
3
ADDRESS
DECODER
O
4
O
5
ROW
ADDRESS
PROGRAM-
MABLE
ARRAY
COLUMN
MULTI-
PLEXER
O
7
Pin Configurations
DIP/Flatpack
Top View
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
O
0
O
1
O
2
GND
1
24
2
23
3
22
4
21
5
20
6
19
7
18
8 7C261 17
7C263
9 7C264 16
10
15
11
14
12
13
V
CC
A
8
A
9
A
10
CS
A
11
A
12
O
7
O
6
O
5
O
4
O
3
O
6
LCC/PLCC (OpaqueOnly)
Top View
4 3 2 1 28 27 26
25
5
24
6
23
7C261
7
22
8
7C263
21
9
20
10
19
11
12 1314151617 18
O1
O2
GND
NC
O3
O4
O5
A5
A6
A7
NC
VCC
A8
A9
A
4
A
3
A
2
A
1
A
0
NC
O
0
A
10
CS
A
11
A
12
NC
O
7
O
6
O
2
O
0
CS
For an 8K x 8 Registered PROM, see theCY7C265.
Cypress Semiconductor Corporation
Document #: 38-04010 Rev. *B
3901 North First Street
San Jose
CA 95134 • 408-943-2600
Revised December 28, 2002
Experience in drawing PCB
Select Design-Rules. Generally, you need to reset the following points: 1. Safety spacing (Clearance Constraint in the Routing tab). It specifies the distance that must be maintained between the routi...
yuandayuan6999 PCB Design
I2C Bus
Is there any expert who has done I2C communication with 51, please give me some advice; c8051 chips are also OK. ARM ones are also OK, thank you in advance! ! ! !...
xiawenjin MCU
FPGA Implementation of ECT Image Reconstruction Algorithm
...
至芯科技FPGA大牛 FPGA/CPLD
How to configure to use the SBW mode of the MSP430 emulator
I need advice from an expert. The board has arrived and the components have been soldered. I am using the MSP430G2121 in SBW mode but the emulator cannot connect. Please help!...
wgsxsm Microcontroller MCU
Problems encountered in debugging GPRS function of sim900 development board
1. AT+CDMSORIP=1 error occurs, I don't know why 2 There is also a problem with the server. I use this machine to connect to the server, but I don't know why I can't connect. The code is: AT+CGATT=1 AT...
见龙在田 Embedded System
“Boycott Kai Xin and Xue Nei” is urgent?
I just saw a post from a friend, saying that it is urgent to "boycott Kaixin and Xiaonei". At the same time, I heard my colleagues in the office sharing their experience of stealing tomatoes on Kaixin...
gina Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 138  1879  397  1936  1090  3  38  8  39  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号