BD-C406ND-A datasheet, PDF - EEWORLD Datasheet

BD-C406ND-A: DescriptionSmart/Normal 7 Seg Numeric LED Display, Super Red, 10.16mm, DD-11, 16 PIN; CategoryLED optoelectronic/LED photoelectric; File Size243KB，2 Pages; ManufacturerBRIGHT; Websitehttp://www.brightled.co.kr/

Download Datasheet Parametric View All

BD-C406ND-A Overview

Smart/Normal 7 Seg Numeric LED Display, Super Red, 10.16mm, DD-11, 16 PIN

Parameter Name	Attribute value
Maker	BRIGHT
package instruction	DD-11, 16 PIN
Reach Compliance Code	unknown
color	SUPER RED
Configuration	COMMON CATHODE, 2 DIGITS
Display height	10.16 mm
Maximum forward current	0.03 A
Number of functions	2
Optoelectronic device types	SMART/NORMAL 7 SEG NUMERIC LED DISPLAY
Base Number Matches	1

Dual Digit LED Displays

BD-A/C, BD-E/F Series

7-segment

AMERICAN BRIGHT

142

w w w. a m e r i c a n b r i g h t l e d . c o m

EEWORLD University--Use TI Fusion Digital Power Designer software tool and TPSM846C23 PMBus power module to design: Designing with TI Fusion Digital Power Designer software tool and TPSM846C23 PMBus power module : https://training.eeworld.com.cn/course/4517...; hi5 Power technology

Discussion on magnification topics~: [i=s]This post was last edited by paulhyde on 2014-9-15 09:00[/i] Firstly, as for the power supply, is the 3.6v supplied via 220v or is there a DC power converter?...; longway630 Electronics Design Contest

After wince is up, it freezes after one click. Please help analyze the reason: This is the information printed by the serial port RomBOOT>By www.mcuzone.com ...Master Clock is ???????? Hz ?FMD_DirectRead lasted 0 ms for 0x46 bytes (timer granularity is 400) Press [ENTER] to laun...; abcdtemp Embedded System

How to write a delay program: I want to make a circuit that delays turning off the radio. I already have the circuit diagram, but I don't know how to write the delay program (I want a 30-minute delay)...; 北夷蛮荒 51mcu

Cyclone 5 FPGA configuration pin status issue:: [align=left][font=宋体][size=11.0pt]Board introduction: FPGA is configured through ARM in PS configuration mode; the whole circuit design is normal, and other boards have been running normally. The prob...; liangtao24 FPGA/CPLD

Computer-aided Design of Frequency Capture Process of Phase-locked Loop: [Abstract] Based on the mathematical analysis of the frequency capture process of a phase-locked loop, the basic method and calculation procedure for simulating the frequency capture process of a phas...; JasonYoo Analog electronics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components