514CACXXXXXXBAGR datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> 514CACXXXXXXBAGR

PDF

514CACXXXXXXBAGR: DescriptionClock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6; CategoryThe embedded processor and controller Microcontrollers and processors; File Size268KB，32 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

514CACXXXXXXBAGR Overview

Clock Generator, 125MHz, CMOS, PDSO6, 3.20 X 5 MM, ROHS COMPLIANT PACKAGE-6

514CACXXXXXXBAGR Parametric

Parameter Name	Attribute value
Maker	Silicon Laboratories Inc
Parts packaging code	SOIC
package instruction	LSON,
Contacts	6
Reach Compliance Code	unknown
ECCN code	EAR99
JESD-30 code	R-PDSO-N6
length	5 mm
Number of terminals	6
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Maximum output clock frequency	125 MHz
Package body material	PLASTIC/EPOXY
encapsulated code	LSON
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, LOW PROFILE
Certification status	Not Qualified
Maximum seat height	1.28 mm
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	DUAL
width	3.2 mm
uPs/uCs/peripheral integrated circuit type	CLOCK GENERATOR, OTHER
Base Number Matches	1

Preview

Download Datasheet

Si514

A

N Y

-F

REQUENCY

I

2

C P

R OG R A MM A B L E

X O ( 1 0 0 k H

Z

Features















TO

250 M H

Z

)

Programmable to any frequency



from 100 kHz to 250 MHz

0.026 ppb frequency tuning



resolution



Glitch suppression on OE, power

on and frequency transitions



1 ps phase jitter (rms, max)

2- to 4-week lead times



Total stability includes 10-year

aging



Comprehensive production test

coverage includes crystal ESR and

DLD

On-chip LDO for power supply

noise filtering

3.3, 2.5, or 1.8 V operation

Differential (LVPECL, LVDS,

HCSL) or CMOS output options

Optional integrated 1:2 CMOS

fanout buffer

Industry standard 5 x 7 and

3.2 x 5 mm packages

–40 to 85

o

C operation

Si5602

Ordering Information:

See page 25.

Pin Assignments:

See page 24.

Applications

All-digital PLLs



DAC+ VCXO replacement



SONET/SDH/OTN



3G-SDI/HD-SDI/SDI



Datacom



Industrial automation



FPGA/ASIC clock generation



FPGA synchronization



SDA

SCL

GND

1

2

3

6

5

4

V

DD

CLK–

CLK+

Description

The Si514 user-programmable I

2

C XO utilizes Silicon Laboratories' advanced PLL

technology to provide any frequency from 100 kHz to 250 MHz with programming

resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and

Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this

range using simple I

2

C commands. Ultra-fine tuning resolution replaces DACs and

VCXOs with an all-digital PLL solution that improves performance where

synchronization is necessary or in free-running reference clock applications. This

solution provides superior supply noise rejection, simplifying low jitter clock

generation in noisy environments. Crystal ESR and DLD are individually

production-tested to guarantee performance and enhance reliability.

The Si514 is factory-configurable for a wide variety of user specifications, including

startup frequency, I

2

C address, supply voltage, output format, and stability. Specific

configurations are factory-programmed at time of shipment, eliminating long lead

times and non-recurring engineering charges associated with custom frequency

oscillators.

Functional Block Diagram

Preliminary Rev. 0.9 3/11

Copyright © 2011 by Silicon Laboratories

Si514

Si514

T

ABLE

Section

OF

C

ONTENTS

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4

2. Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

2.1. Programming a New Output Frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9

2.2. Programming a Small Frequency Change (sub ±1000 ppm) . . . . . . . . . . . . . . . . . . 10

2.3. Programming a Large Frequency Change (> ±1000 ppm) . . . . . . . . . . . . . . . . . . . . 11

3. All-Digital PLL Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

4. User Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

4.1. Register Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .16

4.2. Register Detailed Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

4.3. I2C Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22

5. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

5.1. Dual CMOS (1:2 Fanout Buffer) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24

6. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25

7. Si514 Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

8. Package Outline Diagram: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27

9. PCB Land Pattern: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .28

10. Package Outline Diagram: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .29

11. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30

Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .32

Preliminary Rev. 0.9

3

Recommended Resources

field effect transistor amplifier circuit

Triangular wave and square wave generator circuit diagram installed with NE555

Voltage polarity reversal circuit composed of 555 circuit

Low voltage breaker circuit diagram

FM demodulator C

Vertical mill electrical control circuit

I feel that there is no problem with the reading and writing hardware in the program, but why does the writing fail? Please help me analyze it.: [code] MessageBox(_T("111111111111111"),NULL,MB_OK); /******************************** **********/ *ptPA[0]=0x00[color=#FF0000];//Write data successfully[/color] RunOrStopFlag=1; int pb1,pb4,pb5; pb1=...; pmns Embedded System

FLASH 8M-16 file system design, please give ideas, documents or codes: NAND FLASH, 8M or 16M, design a system to manage files, at least to create and delete files, read and write files. Please help me, introduce some documents, websites or code examples. Thank you....; wxiaojin Embedded System

Uncle Cat's FPGA Timing Constraint Tutorial: Timing constraints are one of the most basic and important steps in FPGA design, and of course, one of the difficulties. I believe that many friends have had the same experience as me, reading many ar...; arui1999 Download Centre

Help: Build did not generate .sys file: I found a helloWDM example online, and built the source and makefile. The build did not show any errors, but no .sys file was generated. I am a novice and I don't know if it is a program error. If the...; lostmaple Embedded System

【CN0163】Detecting angular velocity using the ADXRS450 digital angular rate sensor with programmable supply voltage: Circuit Function and AdvantagesThe ADXRS450 is a digital output gyroscope designed for medical, industrial, instrumentation, stabilization, and other high-performance applications. This gyroscope has ...; EEWORLD社区 ADI Reference Circuit

Where did the official website of lattice's Adder_Subtractor put its IP information? I spent the whole afternoon searching but couldn't find it.: As the title, as shown in the picture, please tell me if you know, thank you, thank you...; 这名必没人用 FPGA/CPLD

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components

Popular Articles

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Index Files: 2294 2034 1285 1392 734 47 41 26 29 15

Datasheet 0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190

Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号