54F413DMQB datasheet, PDF - EEWORLD Datasheet

54F413DMQB: Description64X4 OTHER FIFO, 39ns, CDIP16; Categorystorage storage; File Size105KB，6 Pages; ManufacturerTexas Instruments; Websitehttp://www.ti.com.cn/

Stay tuned Parametric

54F413DMQB Overview

64X4 OTHER FIFO, 39ns, CDIP16

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	DIP, DIP16,.3
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	39 ns
Maximum clock frequency (fCLK)	8 MHz
period time	125 ns
JESD-30 code	R-CDIP-T16
JESD-609 code	e0
length	19.43 mm
memory density	256 bit
Memory IC Type	OTHER FIFO
memory width	4
Humidity sensitivity level	1
Number of functions	1
Number of terminals	16
word count	64 words
character code	64
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	64X4
Exportable	NO
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP16,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Certification status	Not Qualified
Filter level	38535Q/M;38534H;883B
Maximum seat height	5.08 mm
Maximum slew rate	0.16 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	TTL
Temperature level	MILITARY
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.62 mm
Base Number Matches	1

The growth path of a logic engineer - the V model of logic engineer level: [align=left]The theory chapter describes how a logic engineer develops and gives the characteristics of each stage, but still does not give a clear quantification. This chapter attempts to provide a s...; yifeilw FPGA/CPLD

msp430f413 compilation error: Error[Pe020]: identifier "BCSCTL1" is undefinedHeaderfile: #includePlease help analyze it. It seems that there is no definition of BCSCTL1 in the header file. If so, which header file should be includ...; chenluo168 Microcontroller MCU

150M Virtual Oscilloscope DSO-2150 USB: DSO-2150 USB [table=435,white][tr][td][align=center][align=center][img]http://www.hantek.com.cn/ Upfiles/200781385478.jpg[/img][/align][/align][/td][td] [size=9pt][align=center][align=center][img]http...; hantek123 Test/Measurement

A simple method to solve the problem of "The Film is too small for this PCB" in AD gerber: When I used AD to export gerber today, it prompted "The Film is too small for this PCB" Because I failed to import DXF files using AD before, I suspect that the DXF has actually been imported, but it ...; littleshrimp PCB Design

[BeagleBone Black Design Competition] Real Dance Pad: Here is a preliminary functional introduction video. Stay tuned for more, thank you for your support! :) [media=x,500,375]http://v.youku.com/v_show/id_XNjc3MDcxMjY0.html[/media]...; 252284222 DSP and ARM Processors

Phase Measurement Method for Pulse Power Amplifier: Active phased array radar has strict requirements on the phase consistency of TR components. The test of pulse signal phase is relatively complicated. This paper proposes three test methods for the ph...; JasonYoo Test/Measurement

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components