EEWORLDEEWORLDEEWORLD

Part Number

Search

V54C3256404VDUI7I

Description
Synchronous DRAM, 64MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, GREEN, PLASTIC, TSOP2-54
Categorystorage    storage   
File Size720KB,56 Pages
ManufacturerProMOS Technologies Inc
Environmental Compliance
Download Datasheet Parametric View All

V54C3256404VDUI7I Overview

Synchronous DRAM, 64MX4, 5.4ns, CMOS, PDSO54, 0.400 INCH, GREEN, PLASTIC, TSOP2-54

V54C3256404VDUI7I Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerProMOS Technologies Inc
Parts packaging codeTSOP2
package instructionTSOP2,
Contacts54
Reach Compliance Codecompliant
ECCN codeEAR99
access modeFOUR BANK PAGE BURST
Maximum access time5.4 ns
Other featuresAUTO/SELF REFRESH
JESD-30 codeR-PDSO-G54
length22.38 mm
memory density268435456 bit
Memory IC TypeSYNCHRONOUS DRAM
memory width4
Number of functions1
Number of ports1
Number of terminals54
word count67108864 words
character code64000000
Operating modeSYNCHRONOUS
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize64MX4
Package body materialPLASTIC/EPOXY
encapsulated codeTSOP2
Package shapeRECTANGULAR
Package formSMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
Certification statusNot Qualified
Maximum seat height1.2 mm
self refreshYES
Maximum supply voltage (Vsup)3.6 V
Minimum supply voltage (Vsup)3 V
Nominal supply voltage (Vsup)3.3 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formGULL WING
Terminal pitch0.8 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width10.16 mm
Base Number Matches1
V54C3256(16/80/40)4VD*I
256Mbit SDRAM, INDUSTRIAL TEMPERATURE
3.3 VOLT, TSOP II / FBGA PACKAGE
16M X 16, 32M X 8, 64M X 4
6
System Frequency (f
CK
)
Clock Cycle Time (t
CK3
)
Clock Access Time (t
AC3
) CAS Latency = 3
Clock Access Time (t
AC2
) CAS Latency = 2
166 MHz
6 ns
5.4 ns
5.4 ns
7PC
143 MHz
7 ns
5.4 ns
5.4 ns
7
143 MHz
7 ns
5.4 ns
6 ns
Features
4 banks x 4Mbit x 16 organization
4 banks x 8Mbit x 8 organization
4 banks x16Mbit x 4 organization
High speed data transfer rates up to 166 MHz
Full Synchronous Dynamic RAM, with all signals
referenced to clock rising edge
Single Pulsed RAS Interface
Data Mask for Read/Write Control
Four Banks controlled by BA0 & BA1
Programmable CAS Latency: 2, 3
Programmable Wrap Sequence: Sequential or
Interleave
Programmable Burst Length:
1, 2, 4, 8, and full page for Sequential Type
1, 2, 4, 8 for Interleave Type
Multiple Burst Read with Single Write Operation
Automatic and Controlled Precharge Command
Random Column Address every CLK (1-N Rule)
Power Down Mode
Auto Refresh and Self Refresh
Refresh Interval: 8192 cycles/64 ms
Available in 54 Pin TSOP II, 60 Ball FBGA, 54
Ball FBGA
LVTTL Interface
Single +3.3 V
±0.3
V Power Supply
Industrial Temperature (TA): -40C to +85C
Description
The V54C3256(16/80/40)4VD*I is a four bank
Synchronous DRAM organized as 4 banks x 4Mbit
x 16, 4 banks x 8Mbit x 8, or 4 banks x 16Mbit x 4.
The V54C3256(16/80/40)4VD*I achieves high
speed data transfer rates up to 166 MHz by employ-
ing a chip architecture that prefetches multiple bits
and then synchronizes the output data to a system
clock
All of the control, address, data input and output
circuits are synchronized with the positive edge of
an externally supplied clock.
Operating the four memory banks in an inter-
leaved fashion allows random access operation to
occur at higher rate than is possible with standard
DRAMs. A sequential and gapless data rate of up to
166 MHz is possible depending on burst length,
CAS latency and speed grade of the device.
Device Usage Chart
Operating
Temperature
Range
-40°C to +85°C
Package Outline
T/S
Access Time (ns)
6
Power
7
7PC
Std.
L
U
Temperature
Mark
I
V54C3256(16/80/40)4VD*I Rev. 1.2 August 2006
1
How to cancel automatic sleep in Windows CE
On Windows mobile 5.0, I can use SystemIdleTimerReset() to cancel the automatic sleep mode, but it does not work on Windows CE. How can I cancel the automatic sleep mode?...
zhrglchp Embedded System
Show the process of WEBENCH design + laptop power supply design
This design uses a 220V AC power supply and outputs a 19V DC power supply for laptops....
gaoyang9992006 Analogue and Mixed Signal
I am new to layout. I have detailed allegro software installation steps. What is the success rate?
Take the installation steps of Cadence Allegro software as an example; Step 1: Insert the CD and execute automatically (or execute setup.exe) to enter the main installation interface.Step 2: Install t...
kdyhdl PCB Design
32.768KHz crystal oscillator
32.768KHz is a standard frequency. The oscillation signal generated by the 32.768KHz clock crystal is divided 15 times by the internal divider of the quartz clock to get the 1Hz second signal, that is...
唐辉电子92 MCU
[Help] About the external interrupt INT0 of C8051F040
I want to use P3.0 of C8051F040 as external interrupt pin - INT0. I have observed the waveform on the pin with an oscilloscope and everything is normal, but I can't enter the external interrupt servic...
38824520 Embedded System
Newbie help - Why does the assembly instruction written in CCS always prompt error?
I just started learning DSP course, and I wrote the code according to the book, but I always get the error when writing in assembly, "TEXTxf.asm", ERROR! at line 15: [E0002] Invalid instruction for sp...
xwy0550123 DSP and ARM Processors

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2696  2186  2027  2007  1532  55  45  41  31  56 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号