3GPA14G-D-30M-FREQ datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> 3GPA14G-D-30M-FREQ

3GPA14G-D-30M-FREQ: DescriptionLVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, ROHS COMPLIANT, DIP-14/4; CategoryPassive components oscillator; File Size115KB，1 Pages; ManufacturerEuroquartz; Websitehttp://www.euroquartz.co.uk/; Environmental Compliance

Download Datasheet Parametric View All

3GPA14G-D-30M-FREQ Overview

LVPECL Output Clock Oscillator, 60MHz Min, 240MHz Max, ROHS COMPLIANT, DIP-14/4

3GPA14G-D-30M-FREQ Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Euroquartz
Reach Compliance Code	compliant
Maximum control voltage	2 V
Minimum control voltage	1.3 V
maximum descent time	0.7 ns
Frequency Adjustment - Mechanical	NO
Frequency offset/pull rate	30 ppm
frequency stability	25%
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	240 MHz
Minimum operating frequency	60 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
Output load	50 OHM
physical size	20.2mm x 12.8mm x 5.08mm
longest rise time	0.7 ns
Maximum supply voltage	3.465 V
Minimum supply voltage	3.135 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	55/45 %
Base Number Matches	1

Preview

Download Datasheet

View All

EURO

QUARTZ

14 pin Dual-in-Line

Frequency range 60MHz to 240MHz

LVPECL Output

Supply Voltage 3.3 VDC

Phase jitter 0.2ps typical

Pull range from ±30ppm to ±150ppm

DESCRIPTION

GPA14 VCXOs are packaged in a 14 pin dual-in-line package. Typical

phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.

Applications include phase lock loop, SONET/ATM, set-top boxes,

MPEG , audio/video modulation, video game consoles and HDTV.

GPA14 PECL VCXO

60.0MHz to 240.0MHz

OUTLINE & DIMENSIONS

SPECIFICATION

Frequency Range:

Supply Voltage:

Output Logic:

RMS Period Jitter

60.0MHz ~ 120MHz:

120MHz ~ 240MHz:

Peak to Peak Jitter

60.0MHz ~ 120MHz:

120MHz ~ 240MHz:

Phase Jitter:

Initial Frequency Accuracy:

Output Voltage HIGH (1):

Output Voltage LOW (0):

60.0MHz to 240.0MHz

3.3 VDC ±5%

LVPECL

2.5ps typical

4.7ps typical

17.5ps typical

24.5ps typical

0.2ps typical

Tune to the nominal frequency

with Vc= 1.65 ±0.2VDC

Vdd-1.025V minimum

Vdd-0.880V maximum

Vdd-1.810V minimum

Vdd-1.620V maximum

(RL=50 to Vdd-2V)

From ±30ppm to ±150ppm

1.65 ±0.35 Volts

See table

50W into Vdd or Thevenin equiv.

0.5ns typ., 0.7ns max.

20% Vdd to 80% Vdd

50% ±5%

(Measured at Vdd-1.3V)

10ms maximum, 5ms typical

75mA maximum at 212.5MHz

80mA maximum at 622.08MHz

2kV maximum

-55° to +150°C

±2ppm per year maximum

Not implemented - 4 pin package

Fully compliant or non-compliant

PART NUMBERING

Example:

Pulling Range:

Control Voltage Range:

Temperature Stability:

Output Load:

Rise/Fall Times:

Duty Cycle:

Start-up Time:

Current Consumption:

Static Discharge Protection:

Storage Temperature:

Ageing:

Enable/Disable:

RoHS Status:

3GPA14G-B-80N-60.000

Supply Voltage

3 = +3.3V

Series Designator

GPA14

RoHS Status

G = RoHs compliant

Blank = RoHS non-compliant

Stability over temperature range

(See table)

Pullability in ±ppm

Pullability determinator

N = minimum

M = maximum

T = Typical

Frequency in MHz

FREQUENCY STABILITY

Stability Code Stability ±ppm Temp. Range

0°~+70°C

100

0°~+70°C

-40°~+85°C

100

-40°~+85°C

If non-standard frequency stability is required

Use ‘I’ followed by stability, i.e. I20 for ±20ppm

EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE

Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk

Recommended Resources

Keyed oscillator circuit diagram designed by CC4528

Colored light chain circuit with adjustable flashing frequency of each group of colored lights

△-Y conversion two-speed motor control circuit

Practical wired intercom circuit

555 fully automatic AC voltage regulator circuit

51 Timer Calculation Tool: A small tool to calculate the initial value of the timer...; 0957 51mcu

FPGA project selection-----throw a brick: 1. Implementation of SPWM modulation based on FPGA; 2. Simple implementation of DDS signal generator based on FPGA...; eeleader FPGA/CPLD

Wince only implements PPPoE dial-up problem: I have added Dial Up Networking (RAS/PPP) support, and WinCE can establish PPPoE dial-up, but every time I dial, it prompts "PPPoE access concentrator is not responding". What is going on? How can I d...; crj1986 Embedded System

Could the original poster sunliwen1981 (sunliwen1981) send me the information on how to make a portable mp3 player?: I used to study automation, and now I work in hardware-related fields. Yesterday, I happened to search online and found out that I could make my own MP3 player. I don't know if it's too late now. The ...; yattai Embedded System

Newbie help how to generate periodic signals: I am still confused. The following are the questions: 1. Are the periodic signals generated by WDT all fixed-period (it is written in the header file, such as #define WDT_MDLY_8 (WDTPW+WDTTMSEL+WDTCNT...; zbnzbnzbnz Microcontroller MCU

Transfer Nanjing Wanli 51 simulator: I have a Nanjing Manley 51 emulator. 80% new (used for more than a month). I want to sell it to someone who needs it. The emulator can be found at the following link: http://www.manley.com.cn/chinese/...; beijibear Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components