EEWORLDEEWORLDEEWORLD

Part Number

Search

352-352-004L999

Description
Fiber Optic Connector, 9/125um, Single Mode, Simplex,
CategoryThe connector    The connector   
File Size4MB,4 Pages
ManufacturerDiamond SA
Download Datasheet Parametric View All

352-352-004L999 Overview

Fiber Optic Connector, 9/125um, Single Mode, Simplex,

352-352-004L999 Parametric

Parameter NameAttribute value
MakerDiamond SA
Reach Compliance Codecompliant
ECCN codeEAR99
Other featuresE-2000, DUAL END CONNECTOR, LENGTH IN METERS UP TO 999
Connection TypeSIMPLEX
Connector typeFIBER OPTIC CONNECTOR
Coupling typeSNAP
DIN complianceNO
Fiber size9/125um
IEC complianceNO
Insertion loss0.4 dB
MIL complianceNO
modelSINGLE
Installation typeCABLE
OptionsWITH CABLE ASSEMBLY
Base Number Matches1
EEWORLD University Hall----Live Replay: How to solve the challenge of precision timing in ADAS systems
Live replay: How to solve the challenge of precision timing in ADAS system : https://training.eeworld.com.cn/course/67755...
hi5 Integrated technical exchanges
How to send information from PC to base station?
How to send information from PC to base station? My current experiment can receive and display the data sent by base station on PC. Now, I want a situation like this: All nodes (except base station) a...
james2451 Embedded System
I want to conduct some training on single chip microcomputers. I would like to ask for some information from you.
I am an electronic quality inspector and want to change my career. I want to receive training on single chip microcomputers. I would like to ask for some information. Thank you in advance!! I am in Be...
luoyaxu Embedded System
Handbook of Electrostatics 4, 5
Handbook of Electrostatics 4, 5...
tonytong Power technology
Please help me with the USB driver migration from xp to vista (32bit)~ ^.^
I usually use DDK2K + visual studio + ddkbuild to compile drivers for Windows XP. Now I hope that the compiled drivers can be used on Vista (32bit). How do I modify and port them? My specific question...
232222222 Embedded System
Step frequency signal
I want to use FPGA to generate a frequency-stepping signal and use Verilog to write DDS. It involves the duration control of each frequency and the frequency step control. I don't know how to use loop...
whalechao FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2131  2541  1230  2134  1115  43  52  25  23  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号