EEWORLDEEWORLDEEWORLD

Part Number

Search

3GPA576E-150M-240.000

Description
LVPECL Output Clock Oscillator, 240MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size112KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GPA576E-150M-240.000 Overview

LVPECL Output Clock Oscillator, 240MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

3GPA576E-150M-240.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerEuroquartz
Reach Compliance Codecompliant
Other featuresTRISTATE; ENABLE/DISBLE FUNCTION; COMPLIMENTARY OUTPUT
Maximum control voltage2 V
Minimum control voltage1.3 V
maximum descent time7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate150 ppm
frequency stability50%
Installation featuresSURFACE MOUNT
Nominal operating frequency240 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
Output load50 OHM
physical size7.5mm x 5.0mm x 1.8mm
longest rise time7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
7 x 5 x 1.8mm SMD
Frequency range 60MHz to 240MHz
LVPECL Output
Supply Voltage 3.3 VDC
Phase jitter 0.2ps typical
Pull range from ±30ppm to ±150ppm
DESCRIPTION
GPA576 VCXOs are packaged in a 6 pad 7mm x 5mm SMD package.
Typical phase jitter for GPA series VCXOs is 0.2 ps. Output is LVPECL.
Applications include phase lock loop, SONET/ATM, set-top boxes,
MPEG , audio/video modulation, video game consoles and HDTV.
GPA576 PECL VCXO
60.0MHz to 240.0MHz
OUTLINE & DIMENSIONS
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Peak to Peak Jitter
60.0MHz ~ 120MHz:
120MHz ~ 240MHz:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
60.0MHz to 240.0MHz
3.3 VDC ±5%
LVPECL
2.5ps typical
4.7ps typical
17.5ps typical
24.5ps typical
0.2ps typical
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
Vdd-1.025V minimum
Vdd-0.880V maximum
Vdd-1.810V minimum
Vdd-1.620V maximum
(RL=50 to Vdd-2V)
From ±30ppm to ±150ppm
1.65 ±0.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
75mA maximum at 212.5MHz
80mA maximum at 622.08MHz
2kV maximum
-55° to +150°C
±2ppm per year maximum
See table
Fully compliant
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
FREQUENCY STABILITY
PART NUMBERING
Example:
3GPA576B-80N-60.000
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
ENABLE/DISABLE FUNCTION
Tristate Pad
Status
Not connected
Below 0.3Vdd
(Ref. to ground)
Above 0.7Vdd
(Ref. to ground)
Output Status
LVPECL and Complimentary LVPECL enabled
Both outputs are disabled (high impedance)
Both outputs are enabled
Supply Voltage
3 = +3.3V
Series Designator
GPA576
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
Half-bridge inverter circuit problem
Dear experts, please help me look at the half-bridge inverter circuit as shown in the figure: Driver chip IR2110S, logic level 3.3V, VDD15V, pulse signal as shown in the second figure; The problem is:...
雁南飞 Power technology
Dongguan Alda New Materials Technology Co., Ltd. recruits electronic engineers
Position: Electronic Engineer Work Location: Dongguan Salary: 5k-8kJob Responsibilities:1. Operate the equipment to complete ACF bonding and combine FPC and substrate2. Operate the analog front-end ci...
Chiming Recruitment
Last few days to save up to 55%* on popular Microchip development tools
[i=s] This post was last edited by Yanda5zi on 2014-5-28 08:33 [/i][url=http://www.microchip.com.cn/community/may2014/tools.php][size=5][color=#ff0000]Click here for details[/color][/size][/url]...
眼大5子 Microchip MCU
Super small software (any window is on the front) A powerful tool for working with multiple windows
Personality guarantees that it is virus-free and free of Trojans, easy to operate, any window can be set to the front, and the speed can be increased by 50% when operating in multiple windows....
ming1005 MCU
Looking for PDA cooperation
Hello everyone: I want to find a PDA manufacturer to do a project for our company's products. The PDA needs to have wireless network function and convenient application design. It is best to be based ...
glancegreen Embedded System
Altera CPLD for 422 communication selection
[font=微软雅黑, 宋体][size=14px]Hello experts, I want to use Altera CPLD to do 5-way 422 communication, one for sending and receiving, and four for receiving but not sending. Which CPLD model has enough res...
74564 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1937  319  955  85  1325  39  7  20  2  27 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号