EEWORLDEEWORLDEEWORLD

Part Number

Search

74HC2G32GD

Description
OR Gate
Categorylogic    logic   
File Size316KB,15 Pages
ManufacturerNexperia
Websitehttps://www.nexperia.com
Environmental Compliance
Download Datasheet Parametric Compare View All

74HC2G32GD Overview

OR Gate

74HC2G32GD Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerNexperia
package instructionVSON,
Reach Compliance Codecompliant
Is SamacsysN
Other featuresSEATED HGT-NOM
seriesHC/UH
JESD-30 codeR-PDSO-N8
JESD-609 codee4
length3 mm
Logic integrated circuit typeOR GATE
Humidity sensitivity level1
Number of functions2
Number of entries2
Number of terminals8
Maximum operating temperature125 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeVSON
Package shapeRECTANGULAR
Package formSMALL OUTLINE, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
propagation delay (tpd)110 ns
Maximum seat height0.5 mm
Maximum supply voltage (Vsup)6 V
Minimum supply voltage (Vsup)2 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyCMOS
Temperature levelAUTOMOTIVE
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
width2 mm
Base Number Matches1
Important notice
Dear Customer,
On 7 February 2017 the former NXP Standard Product business became a new company with the
tradename
Nexperia.
Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS
semiconductors with its focus on the automotive, industrial, computing, consumer and wearable
application markets
In data sheets and application notes which still contain NXP or Philips Semiconductors references, use
the references to Nexperia, as shown below.
Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/,
use
http://www.nexperia.com
Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use
salesaddresses@nexperia.com
(email)
Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on
the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights
reserved
Should be replaced with:
-
© Nexperia B.V. (year). All rights reserved.
If you have any questions related to the data sheet, please contact our nearest sales office via e-mail
or telephone (details via
salesaddresses@nexperia.com).
Thank you for your cooperation and
understanding,
Kind regards,
Team Nexperia

74HC2G32GD Related Products

74HC2G32GD 935288581125 74HCT2G32DP 74HC2G32DP 935271849125 74HCT2G32DC 74HC2G32DC 74HCT2G32GD 935271848125
Description OR Gate OR Gate OR Gate OR Gate OR Gate OR Gate OR Gate OR Gate OR Gate
Is it Rohs certified? conform to conform to conform to conform to conform to conform to conform to conform to conform to
Maker Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia Nexperia
package instruction VSON, VSON, TSSOP, TSSOP, TSSOP, VSSOP, VSSOP, VSON, TSSOP-8
Reach Compliance Code compliant compliant compliant compliant compliant compliant compliant compliant compliant
series HC/UH HCT HCT HC/UH HC/UH HCT HC/UH HCT HCT
JESD-30 code R-PDSO-N8 R-PDSO-N8 S-PDSO-G8 S-PDSO-G8 S-PDSO-G8 R-PDSO-G8 R-PDSO-G8 R-PDSO-N8 S-PDSO-G8
JESD-609 code e4 e4 e4 e4 e4 e4 e4 e4 e4
length 3 mm 3 mm 3 mm 3 mm 3 mm 2.3 mm 2.3 mm 3 mm 3 mm
Logic integrated circuit type OR GATE OR GATE OR GATE OR GATE OR GATE OR GATE OR GATE OR GATE OR GATE
Humidity sensitivity level 1 1 1 1 1 1 1 1 1
Number of functions 2 2 2 2 2 2 2 2 2
Number of entries 2 2 2 2 2 2 2 2 2
Number of terminals 8 8 8 8 8 8 8 8 8
Maximum operating temperature 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C 125 °C
Minimum operating temperature -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C -40 °C
Package body material PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
encapsulated code VSON VSON TSSOP TSSOP TSSOP VSSOP VSSOP VSON TSSOP
Package shape RECTANGULAR RECTANGULAR SQUARE SQUARE SQUARE RECTANGULAR RECTANGULAR RECTANGULAR SQUARE
Package form SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH SMALL OUTLINE, VERY THIN PROFILE SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
propagation delay (tpd) 110 ns 36 ns 36 ns 110 ns 110 ns 36 ns 110 ns 36 ns 36 ns
Maximum seat height 0.5 mm 0.5 mm 1.1 mm 1.1 mm 1.1 mm 1 mm 1 mm 0.5 mm 1.1 mm
Maximum supply voltage (Vsup) 6 V 5.5 V 5.5 V 6 V 6 V 5.5 V 6 V 5.5 V 5.5 V
Minimum supply voltage (Vsup) 2 V 4.5 V 4.5 V 2 V 2 V 4.5 V 2 V 4.5 V 4.5 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES YES YES YES YES YES YES
technology CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS CMOS
Temperature level AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE AUTOMOTIVE
Terminal surface Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold (Ni/Pd/Au) Nickel/Palladium/Gold/Silver (Ni/Pd/Au/Ag)
Terminal form NO LEAD NO LEAD GULL WING GULL WING GULL WING GULL WING GULL WING NO LEAD GULL WING
Terminal pitch 0.5 mm 0.5 mm 0.65 mm 0.65 mm 0.65 mm 0.5 mm 0.5 mm 0.5 mm 0.65 mm
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
width 2 mm 2 mm 3 mm 3 mm 3 mm 2 mm 2 mm 2 mm 3 mm
Is Samacsys N - N N - N N N -
Peak Reflow Temperature (Celsius) NOT SPECIFIED - 260 260 - 260 260 NOT SPECIFIED -
Maximum time at peak reflow temperature NOT SPECIFIED - 30 30 - 30 30 NOT SPECIFIED -
Base Number Matches 1 1 1 1 1 1 1 1 -
Design of communication system baseband verification platform based on FPGA
Design of FPGA-based communication system baseband verification platform pdf paper....
liwenqi FPGA/CPLD
SDRAM read and write test in EBOOT
Heroes: My system is based on pxa255+wce4.2, with two banks of sdram, each bank is connected to 64M, and consists of two 32M chips. In eboot, to test sdram, I read and write the addresses of the two b...
shangyl Embedded System
Simple circuit and powerful performance ECG acquisition circuit
[i=s]This post was last edited by Mandy on 2015-2-11 09:46[/i] This human ECG signal acquisition circuit was DIYed by me when I first started to use analog circuits. I used TI's solution and samples f...
Mandy Analogue and Mixed Signal
TRACE32 Model LA-7708 for sale at low price
Low price transfer TRACE32 model LA-7708 Price 20,000, accept small knife, if you need it, contact: 13713676870...
wu1239 Embedded System
Selling a Digilent Basys3 FPGA development board
[size=14px]I am studying in the United States, and I bought a Basys3 FPGA development board for study. But since I am not a major FPGA developer, the board is idle and I plan to sell it. The board is ...
masonmvp Buy&Sell
In AD, the ID changes always occur when the schematic is imported into the PCB
I drew the PCB board with AD and established a project. There are schematics and corresponding PCB boards in the project. The schematics can be fully used after being imported into the PCB. Everything...
工控小学徒 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2202  1734  1097  881  1963  45  35  23  18  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号