EEWORLDEEWORLDEEWORLD

Part Number

Search

3GF576E-80M-FREQ

Description
LVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size112KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GF576E-80M-FREQ Overview

LVCMOS Output Clock Oscillator, 50.01MHz Min, 640MHz Max, ROHS COMPLIANT, SMD, 6 PIN

3GF576E-80M-FREQ Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
Maximum control voltage1.85 V
Minimum control voltage1.45 V
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability50%
linearity10%
Installation featuresSURFACE MOUNT
Maximum operating frequency640 MHz
Minimum operating frequency50.01 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS
Output load15 pF
physical size7.0mm x 5.0mm x 1.8mm
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
CMOS SMD 7 x 5 x 1.8mm, 6 pad
Frequency range 50.01MHz to 640MHz
LVCMOS Output
Supply Voltage 3.3 VDC
High Q fundamental crystal
Ultra low jitter less than 1ps
GF576 VCXO
50.01MHz ~ 640.0MHz
DESCRIPTION
GF576 VCXOs, are packaged in an industry-standard, 6 pad, 7mm x
5mm SMD package. The VCXOs provide good phase jitter
performance, less than 1ps.
SPECIFICATION
Frequency Range
Supply Voltage:
Output Logic:
Integrated Phase Jitter:
Period Jitter RMS:
Period Jitter Peak to peak:
Phase Noise:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Frequency Deviation Range:
Temperature Stability:
Output Load:
Start-up Time:
Duty Cycle:
Rise/Fall Times:
Current Consumption
<100MHz:
>100MHz:
Linearity:
Modulation Bandwidth:
Input Impedance:
Slope Polarity:
(Transfer function)
Storage Temperature:
Ageing:
Enable/Disable (Tristate):
OUTLINE & DIMENSIONS
50.01MHz to 640.0MHz
3.3 VDC ±5%
LVCMOS
0.4ps typical, 0.5ps maximum
(for 156.250MHz)
3.0ps typical (for 156.250MHz)
20ps typical (for 156.250MHz)
See table below
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
90% Vdd minimum
10% Vdd maximum
±80ppm minimum
See table
15pF
10ms maximum, 5ms typical
50% ±5% measured at 50% Vdd
0.7ns typical (15pF load)
30mA maximum (15pF load)
40mA maximum (15pF load)
10% maximum, 6% typical
25kHz minimum
60kW minimum
Monotonic and Positive. (An
increase of control voltage
increases output frequency.)
-50° to +100°C
±3ppm per year first year
±2ppm per year thereafter
Pad 2, Enable high or 70% Vdd
min. applied to Tri-state pad
to enable output.
30% Vdd max. to disable output
(high impedance)
Fully compliant
PHASE NOISE
Offset
10Hz
100Hz
1kHz
10kHz
100kHz
1MHz
10MHz
Frequency 155.25MHz
-62dBc/Hz
-92dBc/Hz
-120dBc/Hz
-132dBc/Hz
-128dBc/Hz
-140dBc/Hz
-150dBc/Hz
RoHS Status:
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
over 'Industrial' temperature range -40~+85°C
PART NUMBER SCHEDULE
Example:
3GF576B-80N-156.25
Supply Voltage
3 = +3.3V
Series Designator
GF576
Stability over temperature range
(See
table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
PLC Engineer Recruitment
Our company is located in Jiangning District, Nanjing and is now recruiting 3 PLC engineers. Job requirements: 1) College degree or above, engaged in PLC software development business for more than on...
eeleader Talking about work
How to set the default player
Does anyone know how to set the default player in win ce!!! I don't want to use mediaplayer. It's better to change the registry, because I want to make a permanent change. It would be better if it can...
ardylee Embedded System
smj2812DSP mistakenly enters interrupt
When the PDPINTA interrupt is initialized, the PIE level is closed. The CPU level uses it because other interrupts in this group are enabled. In actual use, it has been configured as an IO port output...
vvii1122 DSP and ARM Processors
【Perf-V Review】LED Dot Matrix
[i=s]This post was last edited by eew_3sqZMg on 2021-3-8 09:24[/i]After rummaging through boxes and cabinets, I finally found an 8*8 LED dot matrix at the bottom of the box. It wasn't easy! Let me sho...
eew_3sqZMg FPGA/CPLD
FLASH
Very good, good, you should study hard...
gaofei120 Download Centre
DC-DC power module fault countermeasures and hazard level classification
[p=28, 2, left][color=rgb(51, 51, 51)][font=宋体][b]The power module[/b] is a device that simplifies circuit design. Simply mount the power module on a circuit board and it can be used as a power supply...
qwqwqw2088 Analogue and Mixed Signal

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1947  2566  1510  2923  2516  40  52  31  59  51 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号