EEWORLDEEWORLDEEWORLD

Part Number

Search

3GDF8G-F-80N-640.000

Description
LVDS Output Clock Oscillator, 640MHz Nom, ROHS COMPLIANT, DIP-8/4
CategoryPassive components    oscillator   
File Size109KB,1 Pages
ManufacturerEuroquartz
Websitehttp://www.euroquartz.co.uk/
Environmental Compliance
Download Datasheet Parametric View All

3GDF8G-F-80N-640.000 Overview

LVDS Output Clock Oscillator, 640MHz Nom, ROHS COMPLIANT, DIP-8/4

3GDF8G-F-80N-640.000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Reach Compliance Codecompliant
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.7 ns
Frequency Adjustment - MechanicalNO
Frequency offset/pull rate80 ppm
frequency stability100%
Installation featuresTHROUGH HOLE MOUNT
Nominal operating frequency640 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Output load50 OHM
physical size12.8mm x 12.8mm x 5.08mm
longest rise time0.7 ns
Maximum supply voltage3.465 V
Minimum supply voltage3.135 V
Nominal supply voltage3.3 V
surface mountNO
maximum symmetry55/45 %
Base Number Matches1
EURO
QUARTZ
8 pin Dual-in-Line
Frequency range 38MHz to 640MHz
LVDS Output
Supply Voltage 3.3 VDC
Phase jitter 0.4ps typical
Pull range from ±30ppm to ±150ppm
GDF8 LVDS VCXO
38.0MHz to 640.0MHz
DESCRIPTION
GDF8 VCXOs are packaged in an industry-standard 8 pin dual-in-line
package. Typical phase jitter for GDF series VCXOs is 0.4 ps. Output
is LVDS. Applications include phase lock loop, SONET/ATM, set-top
boxes, MPEG , audio/video modulation, video game consoles and
HDTV.
SPECIFICATION
Frequency Range:
Supply Voltage:
Output Logic:
RMS Period Jitter:
Peak to Peak Jitter:
Phase Jitter:
Initial Frequency Accuracy:
Output Voltage HIGH (1):
Output Voltage LOW (0):
Pulling Range:
Control Voltage Range:
Temperature Stability:
Output Load:
Rise/Fall Times:
Duty Cycle:
Start-up Time:
Current Consumption:
Static Discharge Protection:
Storage Temperature:
Ageing:
Enable/Disable:
RoHS Status:
OUTLINE & DIMENSIONS
38.0MHz to 640.0MHz
3.3 VDC ±5%
LVDS
3.0ps typical
20.0ps typical, 30.0ps maximum
0.4ps typical, 5.0ps maximum
Tune to the nominal frequency
with Vc= 1.65 ±0.2VDC
1.4 Volts typical
1.1 Volts typical
From ±30ppm to ±150ppm
1.65 ±1.35 Volts
See table
50W into Vdd or Thevenin equiv.
0.5ns typ., 0.7ns max.
20% Vdd to 80% Vdd
50% ±5%
(Measured at Vdd-1.3V)
10ms maximum, 5ms typical
55mA typical, 60mA maximum
(At 202.50MHz)
2kV maximum
-55° to +150°C
±2ppm per year maximum
Not implemented - 4 pin package
Fully compliant or non compliant
PART NUMBERING
Example:
Supply Voltage
3 = +3.3V
Series Designator
GDF8
RoHS Status
G = RoHs compliant
Blank = RoHS non-compliant
Stability over temperature range
(See table)
Pullability in ±ppm
Pullability determinator
N = minimum
M = maximum
T = Typical
Frequency in MHz
3GPF8G-B-80N-60.000
FREQUENCY STABILITY
Stability Code Stability ±ppm Temp. Range
A
25
0°~+70°C
B
50
0°~+70°C
C
100
0°~+70°C
D
25
-40°~+85°C
E
50
-40°~+85°C
F
100
-40°~+85°C
If non-standard frequency stability is required
Use ‘I’ followed by stability, i.e. I20 for ±20ppm
EUROQUARTZ LIMITED Blacknell Lane CREWKERNE Somerset UK TA18 7HE
Tel: +44 (0)1460 230000 Fax: +44 (0)1460 230001 info@euroquartz.co.uk www.euroquartz.co.uk
How to measure load impedance, current & voltage signals?
How to measure load impedance, currentvoltage signals?...
aigtekatdz Test/Measurement
The role and selection of input and output capacitors in power supplies
A capacitor is a passive device that stores energy in the form of an electric field, consisting of two conductive parallel plates. When needed, it will release the stored energy out of the circuit. Ca...
tgd343310381 Power technology
Small crystal high value resistors in inert gas or high vacuum Temperature stability 1
Temperature changes in the measurement system will cause thermal expansion, which will change the capacitance [1] and introduce additional noise in the current. If the measurement is performed at ambi...
Jack_ma Test/Measurement
FPGA and PC104 ISA communication
I don't quite understand the ISA protocol. Why are there two timings? I/O timing and memory timing. What are their functions? Some circuit diagrams only use iord/iowd, while others use memrd/memwd. Is...
4027379 FPGA/CPLD
The Magic F7 Audio Recorder & Audio Player
[i=s]This post was last edited by tianshuihu on 2015-10-16 10:02[/i] Since I received the F7 development board, I have been studying the various functions of Demonstration. There was also an episode a...
tianshuihu stm32/stm8
usbasp driver (for 64-bit win7)
Since many people use laptops now, and many of them come with win7 64-bit operating system, the general usbasp driver file is not applicable, so a suitable driver file is specially transferred. This f...
piggyfeng 51mcu

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 471  867  2299  476  2061  10  18  47  42  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号