EEWORLDEEWORLDEEWORLD

Part Number

Search

531PB32M0000DGR

Description
CMOS Output Clock Oscillator, 32MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
CategoryPassive components    oscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531PB32M0000DGR Overview

CMOS Output Clock Oscillator, 32MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531PB32M0000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency32 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS
physical size7.0mm x 5.0mm x 1.85mm
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
Circuit Diagram Recognition 12-Digital Circuit Diagram Recognition Method
Digital circuits process discontinuous and discrete digital signals. Digital signals generally have only two states, "0" and "1", which is completely different from traditional analog circuits. For di...
tiankai001 Integrated technical exchanges
Implementation of bidirectional DCDC with ultra-low input voltage
Last Thursday night, I discussed with a friend from Shandong on WeChat about the specifications of a bidirectional AC/DC power supply of AE, which supports 0~100V input. The issue that my friend was c...
buildele Analog electronics
IC Design Experience
| Add this topic to favorites | Manage this topicstill伸缩 -->Topic: Design experience of VIPER series ICVIPER series IC design experience Under normal external power supply conditions, VIPER12 can achi...
fighting FPGA/CPLD
The driver failed to start. Under [HKEY_LOCAL_MACHINE\Drivers\Active], the DLL numbers are inconsistent:
I wrote a GPIO driver, which can be successfully compiled and integrated into the OS. After startup, I checked the DLL information under [HKEY_LOCAL_MACHINE\Drivers\BuiltIn] and it was normal. However...
gtongy Embedded System
Jacinto Development Red Book
I have listed as many resources as possible that are easily accessible. When developing applications based on Jacinto , you can refer to the Jacinto Getting Started Guide, watch practical videos, or l...
EEWORLD社区 DSP and ARM Processors
Reading "Time as a Friend" (Part 7): Control your brain or be controlled by it
Original text: If we don't control our own brains, or even don't realize that we can control our brains, we can only be controlled by our brains. Let's first describe a very common scenario in daily l...
向农 Talking about work

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 316  1208  923  1583  1272  7  25  19  32  26 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号