PPC440EPX-NUA533TZ datasheet, PDF

Datasheet> All Categories > The embedded processor and controller> Microcontrollers and processors> PPC440EPX-NUA533TZ

PPC440EPX-NUA533TZ: DescriptionRISC Microprocessor, 32-Bit, 533MHz, CMOS, PBGA680, 35 MM, ROHS COMPLIANT, THERMALLY ENHANCED, PLASTIC, BGA-680; CategoryThe embedded processor and controller Microcontrollers and processors; File Size3MB，94 Pages; ManufacturerApplied Micro Circuits (MACOM); Environmental Compliance

Download Datasheet Parametric View All

PPC440EPX-NUA533TZ Overview

RISC Microprocessor, 32-Bit, 533MHz, CMOS, PBGA680, 35 MM, ROHS COMPLIANT, THERMALLY ENHANCED, PLASTIC, BGA-680

PPC440EPX-NUA533TZ Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	Applied Micro Circuits (MACOM)
Parts packaging code	BGA
package instruction	BGA, BGA680,34X34,40
Contacts	680
Reach Compliance Code	compliant
ECCN code	3A001.A.3
Address bus width	32
bit size	32
boundary scan	YES
maximum clock frequency	66.66 MHz
External data bus width	64
Format	FLOATING POINT
Integrated cache	YES
JESD-30 code	S-PBGA-B680
length	35 mm
low power mode	YES
Number of terminals	680
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA680,34X34,40
Package shape	SQUARE
Package form	GRID ARRAY
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	1.5,1.8,2.5,3.3 V
Certification status	Not Qualified
Maximum seat height	2.65 mm
speed	533 MHz
Maximum slew rate	3350 mA
Maximum supply voltage	1.6 V
Minimum supply voltage	1.425 V
Nominal supply voltage	1.5 V
surface mount	YES
technology	CMOS
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED
width	35 mm
uPs/uCs/peripheral integrated circuit type	MICROPROCESSOR, RISC
Base Number Matches	1

Preview

Download Datasheet

View All

Part Number 440EPx

Revision 1.26 – October 15, 2007

440EPx

PowerPC 440EPx Embedded Processor

Features

• PowerPC

440 processor operating up to

667 MHz with 32 KB I-cache and D-cache with

parity checking.

• 16 KB of on-chip SRAM.

• Selectable processor:bus clock ratios of N:1, N:2.

• Floating Point Unit with single- and double-

precision and single-cycle throughput.

• Dual bridged Processor Local Buses (PLBs) with

64- and 128-bit widths.

• Double Data Rate 2/1 (DDR2/1) Synchronous

DRAM (SDRAM) interface operating up to

166 MHz (333 MHz data transfer rate) with

optional ECC.

• DMA support for external peripherals, internal

UART and memory.

• Programmable Interrupt Controller supports

interrupts from a variety of sources.

• Programmable General Purpose Timers (GPT).

• PCI V2.2 interface (3.3 V only). Thirty-two bits at

up to 66 MHz.

• Two Ethernet 10/100/1000 Mbps half- or full-

Preliminary Data Sheet

duplex interfaces. Operational modes supported

are with packet reject, Jumbo frames, and

interrupt coalescing.

• Up to four serial ports (16750 compatible UART).

• One USB 2.0 Device or Host interface with

internal PHY and one USB 2.0 direct Device UTMI

interface.

• External peripheral bus (32-bit data) for up to six

devices with external mastering.

• Two IIC interfaces (one with boot parameter read

capability).

• NAND Flash interface.

• SPI interface.

• General Purpose I/O (GPIO) interface.

• JTAG interface for board level testing.

• Boot from PCI memory, NOR Flash on the

external peripheral bus, or NAND Flash on the

NAND Flash interface.

• Optional security feature (PPC440EPx-S).

• Available in RoHS compliant, lead-free package.

Description

Designed specifically to address high-end embedded

applications, the PowerPC 440EPx (PPC440EPx)

provides a high-performance, low-power solution that

interfaces to a wide range of peripherals and

incorporates on-chip power management features.

This chip contains a high-performance RISC

processor, on-chip SRAM, a floating point unit,

DDR2/1 SDRAM controller, PCI bus interface, control

for external ROM and peripherals, DMA with

scatter/gather support, Ethernet ports, serial ports, IIC

interfaces, SPI interface, USB ports, NAND Flash

interface, an optional security feature

(PPC440EPx-S), and general purpose I/O.

Technology: CMOS Cu-11, 0.13

μm.

Package: 35 mm, 680-ball thermally enhanced plastic

ball grid array (TE-EPBGA). RoHS compliant package

available.

Typical power: Less than 3 W at 533 MHz.

Supply voltages required: 3.3 V, 2.5 V, 1.8 V (DDR2) or

2.5 V (DDR1), 1.5 V.

AMCC Proprietary

440EPx – PPC440EPx Embedded Processor

Revision 1.26 – October 15, 2007

Preliminary Data Sheet

Contents

Ordering and PVR Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Address Maps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

PowerPC 440 Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Floating Point Unit (FPU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

SRAM Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11

Internal Buses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

Security Function (optional) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

KASUMI Algorithm (optional) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

PCI Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13

DDR2/1 SDRAM Memory Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

External Peripheral Bus Controller (EBC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14

Ethernet Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

DMA-to-PLB3 (64-bit) Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

DMA-to-PLB4 (128-bit) Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15

Serial Ports (UART) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

IIC Bus Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Serial Peripheral Controller (SPI/SCP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

Universal Serial Bus 2.0 (USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16

NAND Flash Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

General Purpose Timers (GPT) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17

General Purpose IO (GPIO) Controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Universal Interrupt Controller (UIC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

JTAG . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18

Package Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Signal Lists . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Signal Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Device Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Spread Spectrum Clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75

I/O Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

DDR2/1 SDRAM I/O Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85

DDR SDRAM Write Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

DDR SDRAM Read Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89

Strapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

Serial EEPROM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91

AMCC Proprietary

Revision 1.26 – October 15, 2007

440EPx – PPC440EPx Embedded Processor

Preliminary Data Sheet

Figures

Figure 1. Order Part Number Key . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5

Figure 2. PPC440EPx Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6

Figure 3. 35 mm, 680-Ball TE-PBGA Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19

Figure 4. Overshoot Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

Figure 5. Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74

Figure 6. Input Setup and Hold Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

Figure 7. Output Delay and Float Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

Figure 8. Output Delay and Float Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

Figure 9. Output Delay and Float Timing Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79

Figure 10. DDR SDRAM Simulation Signal Termination Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86

Figure 11. DDR SDRAM Write Cycle Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88

Figure 12. DDR SDRAM DQS Read Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90

Tables

Table 1. System Memory Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7

Table 2. DCR Address Map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9

Table 3 Recommended Reflow Soldering Profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Table 4. JEDEC Moisture Sensitivity Level and Ball Composition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20

Table 5. Signals Listed Alphabetically . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21

Table 6. Signals Listed by Ball Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46

Table 7. Pin Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55

Table 8. Signal Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57

Table 9. Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Table 10. Recommended DC Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66

Table 11. Input Capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68

Table 12. Overshoot and Undershoot . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 69

Table 13. Typical DC Power Supply Requirements Using DDR2 Memory . . . . . . . . . . . . . . . . . . . . . . . . . 70

Table 14. Typical DC Power Supply Requirements Using DDR1 Memory . . . . . . . . . . . . . . . . . . . . . . . . . 70

Table 15. V

Supply Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 70

Table 16. DC Power Supply Loads . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71

Table 17. Package Thermal Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 72

Table 18. Clocking Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 73

Table 19. Peripheral Interface Clock Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76

Table 20. I/O Specifications—All Speeds . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81

Table 21. I/O Specifications—400 MHz to 667 MHz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84

Table 22. DDR SDRAM Output Driver Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

Table 23. DDR SDRAM Write Operation Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87

Table 24. I/O Timing—DDR SDRAM T

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88

Table 25. I/O Timing—DDR SDRAM T

, T

, and T

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89

Table 26. I/O Timing—DDR SDRAM T

and T

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 89

AMCC Proprietary

Recommended Resources

KTM03 type circuit for three-phase half-controlled rectification and speed regulation

Micro radio production circuit

MAX882, 883, 884 typical application circuit diagram

86400Hz pulse generator circuit

SONY G3F-K power supply-2

Computer motherboard circuit diagram 830_13

Who has this book? Can you send it to me? I can give it points if you want!: As the title says, this book is hard to buy and I have never tried online shopping. If anyone has it, could you please send it to me or tell me the download address? I would be very grateful!...; tong0202 Linux and Android

The jtag test is normal, but the result is wrong after downloading as. Is this caused by the timing? How to solve it?: I don't know how to set timing constraints yet I used classic timing analysis, and the result was that the output of the PLL did not reach my expected clock, but the JTAG could run normally. The clock...; liily FPGA/CPLD

How to generate Excel table from CListctrl data in Evc: When porting the Excel program generated by CListctrl in VC to Wince, #include #include#include These three header files have errors in Evc fatal error C1083: Cannot open include file: 'io.h': No such...; edwinrong Embedded System

API library function call problem: I am now using IAR to develop a processor with an ARM core. Can I directly call the API library function (*rgb(0, 0, 0) provided by the manufacturer)? If so, what are the methods and steps? Thank you!...; arrow_02 ARM Technology

Analog electronics course selection test + isolation course learning: Step 1: Open the link https://bbs.eeworld.com.cn/huodong/TI_hpl/index.phpStep 2: Select the course you are interested in. I chose TI's isolation devices.Step 3: Open the course link to watch the video...; xiaoweiqq TI Technology Forum

Switching Power Supply Simulation PSPICE and SPICE 3 Application: Switching Power Supply Simulation PSPICE and SPICE 3 Applications This book fully explains the basics of modeling and SPICE simulation methods, covering all aspects of circuit simulation technology, i...; qwqwqw2088 Analogue and Mixed Signal

Method and steps for making 51 single-chip capacitor frequency meter

A single-chip microcomputer is also called a single-chip microcontroller. It is not a chip that completes a certain logical function, but a computer system integrated into one chip. In general, a c...[Details]
Design requirements for remote keyless entry (RKE)

Remote keyless entry (RKE) systems have become popular with users, with more than 80% of new cars in North America and more than 70% in Europe equipped with RKE systems. In addition to the obvious ...[Details]
Energy-saving and environmentally friendly light-controlled lighting

In public places such as schools, government agencies, factories and mines, as well as public corridors in residential areas, the phenomenon of long-burning lights is very common, which causes a h...[Details]
Interleaving Power Stages—Not Just for Buck Converters Anymore

introduction For the voltage regulator modules (VRMs) that power the latest computer central processing units (CPUs), power supply designers have historically used multiphase interleaved b...[Details]
Three essential technologies for achieving true million-level high-definition surveillance cameras

With the advocacy and implementation of the government's Safe City Plan, the security market has increasingly higher requirements for the clarity of surveillance images. Imagine that after a case o...[Details]
Design of digital controlled DC voltage regulated power supply based on AVR microcontroller

Since the late 1990s, with the demand for higher system efficiency and lower power consumption, the technological update of telecommunications and data communication equipment has promoted the deve...[Details]
Tips for choosing digital camera batteries

Nowadays, more and more people have digital cameras. The convenience and speed of digital cameras have gradually replaced film cameras and become the main tool for people's daily photography. The n...[Details]
How to choose the right UPS capacity

Rated capacity refers to the maximum output power of the UPS (the product of voltage V and current A). Usually, the UPS power supplies sold on the market are marked with "W" (watt) for smaller...[Details]
In-depth analysis of Ethernet power supply

Features POE technology can ensure the safety of existing structured cabling while ensuring the normal operation of the existing network and minimizing costs. The IEEE 802.3af standard is ...[Details]
Motor drive and control of electric car

The overall operating performance of an electric car depends first on its battery system and motor drive system. The drive system of an electric car is generally composed of three main parts: a con...[Details]
Precision measurement of belt speed based on photoelectric mouse sensor and its control system

introduction Belt drive is a common transmission device used in industrial production. Its commonly used speed detection device is a photoelectric encoder installed at the rotating end of th...[Details]
9 Coding Habits of Successful Software Developers

Some people think: as long as the program runs well, it doesn't matter how the original program is written. But this is absolutely not the case. Software is not completed in one go, and it is neces...[Details]
Electronic ballast for car headlights

In the 1980s, breakthroughs were made in the design and production of small, low-power quartz metal halide lamps with precise dimensions. At the same time, with the acceleration of people's lives a...[Details]
Design of Active High Voltage Transient Protector

Various electronic and electromagnetic interference inside and outside the car often puts automotive electronic equipment in dangerous working conditions, degrading the performance of electronic eq...[Details]
EMC Design for Automotive Electronics

Automotive electronics are in a noisy environment , so automotive electronics must have excellent electromagnetic compatibility (EMC) performance. The most important part of automotive elec...[Details]

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components